# Computer organization, Spring 2017

Lab 6: Pipeline CPU II

Due: 2017/06/17

### 1. Goal

In Lab6, you need to modify the CPU designed in Lab5 and implement an advanced version pipelined CPU which can handle hazard.

#### 2. Demands

- A. Please use ModelSim or Xilinx as your HDL simulator.
- B. One person forms a group. Please attach your name and student ID as comments in the top of each file. (Ex. Lab6\_0416001.zip) The type of compressed file must be "zip". Other form of file will get -10%. The assignment you upload on E3 must have the form of "student ID.zip".
- C. Testbench.v is supplied.

# 3. Requirement description

a. Code:

Data hazard:

ADD, ADDI, SUB, AND, OR, NOR, LUI, SLT, SLL, LW and SW.

- Need to implement Hazard Dectection and Forwarding(i.e. Forwarding.v and HazardDetectionUnit.v)
- Need to stall pipelined CPU if it detects load-use.
- Need to forward data if instructions have data dependency.

#### Control hazard:

#### BEQ, BNE, JUMP

Modify Hazard Detection Unit.Once a branch instruction is taken or a jump instructionis performed, you should flush the IF/ID, ID/EX, and EX/MEM pipeline registers, and then fetch the correct instruction from the new PC value

#### b. Testbench:

Please use CO\_P6\_test\_1.txt to test data hazard, CO\_P6\_test\_2.txt to test control hazard.

### CO\_P6\_test\_1.txt

addi \$1,\$0,10 addi \$2, \$0, 3 addi \$3, \$0, 8 \$4, \$3, \$0 or \$1, 4(\$0) SW **\$5**, 4(\$0) lw \$6, \$5, \$2 sub addi \$7, \$1, 13 \$9, \$3, \$2 or \$8, \$7, \$2 and

#### Result:

r1=10; r2=3; r3=8; r4=8; r5=10; r6=7; r7=23; r8=3; r9=11;r29=128;data\_mem[1]=10; others are 0.

### CO\_P6\_test\_2.txt

addi \$1, \$0, 2 addi \$2, \$0, 2 \$3, \$0, 2 addi addi \$4, \$0, 4 \$5, \$0, -1 addi \$1, \$2, L1 beg \$1, 4(\$0) SW \$6, \$0, 2 addi addi \$1, \$1, 3 addi \$2, \$2, 3 \$7, \$3, \$4 and \$8, \$5, \$3 sub

#### Result:

L1:


r1=5; r2=5; r3=2; r4=4; r5=-1; r6=2; r7=0; r8=-3; r29=128;data\_mem[1]=0;others are 0.

#### c. Report:

The context must include and the report is at most 3 pages.

- 1. HDL simulator you used
- 2. Finished part
- 3. Architecture diagrams
- 4. Hardware module analysis
- 5. Problems you met and solutions
- 6. Summary

### 4. Architecture



# 5. Grade

Total score: 120 pts. COPY WILL GET A 0 POINT!

a. Data hazard: 80 ptsb. Control hazard: 20 pts

c. Report: 20 pts

d. incorrect file form: -10pts

# 6. Hand in your assignment

Please upload the assignment to the E3.

Put all of \*.v source files and report into same compressed file.

(Use your student ID to be the name of your compressed file and must have the form of "Lab6\_student ID.zip")

# 7. Q&A

If you have any question, just send email to TAs.