Embedded Systems Programming

Project: SPI Flash Performance Evaluation & Forensic Analysis

Submitted by: ****

Name	Student ID
Muhd Wafiyuddin Bin Abdul Rahman	******
Mohamed Shifann Bin Mohamed Ismail	******
Muhammad Saad Bin Hadi	******
Adil Amr Bin Qamaruzzaman	******
Muhammad Nafis Bin Mohamed Idris	******

Table of Contents

1. Project Overview (Week 5)

1.1. Background

Although many SPI flash chips are manufactured with the same storage capacity, their internal architectures and operational characteristics can differ significantly. These differences often subtle and not immediately visible from the datasheet can influence how quickly and reliably each chip performs fundamental operations such as reading, programming (writing), and erasing data.

By systematically benchmarking these behaviours, it becomes possible to identify performance patterns unique to each chip. Such patterns allow us to differentiate chips that would otherwise appear identical based on capacity alone. This capability is especially important in forensic and investigative contexts, where consistent, repeatable, and accurate evaluation is needed to compare unknown chips, verify authenticity, detect anomalies, or classify chips based on behavioural signatures.

.

1.2. Objectives

The main objective of this project is to develop a comprehensive performance evaluation tool for SPI flash memory chips. The tool benchmarks and records key flash operations specifically read, program (write), and erase behaviours using high-resolution timing measurements. By capturing these detailed performance metrics, the system enables meaningful comparisons across different chips, allowing subtle behavioural differences to be identified even when chips share the same capacity.

In addition, the tool supports forensic analysis by generating structured CSV logs that capture consistent, repeatable benchmark results. These datasets help distinguish or classify chips based on their operational characteristics. Finally, the collected results are published through a lightweight web dashboard, allowing users to easily view, download, and review benchmark outputs directly from the device.

1.3. Deliverables

This project will produce the following key deliverables:

1. Benchmark Harness
A fully functional benchmarking tool capable of running repeatable and controlled tests on SPI flash chips. The harness measures read, program (write), and erase performance using high-resolution timing to ensure consistency and reliability across multiple test runs.

2. CSV Performance Datasets
The system will automatically generate structured CSV logs containing detailed performance data for each tested chip. These logs include latency, throughput, and environmental metadata, enabling easy comparison between chips and supporting future data analysis.

3. Chip Differentiation Analysis
A forensic analysis component that processes recorded performance data to identify subtle behavioural differences between chips of the same capacity. This analysis helps classify or distinguish chips based on unique timing characteristics, allowing for potential identification or anomaly detection.

4. Web Dashboard for Result Publishing
A lightweight, device-hosted dashboard that displays available benchmark results and allows users to download CSV files directly from the Pico's SD card. This ensures convenient access to data without external tools.

5. Hardware & Firmware Integration
A complete setup combining the Raspberry Pi Pico W, SPI flash interfaces, and microSD storage, along with firmware that supports benchmarking, logging, and dashboard hosting.

1.4. Constraints

The development and evaluation of this SPI flash benchmarking tool must operate within several key constraints:

1. Environmental Sensitivity (Temperature & Power Variations)
SPI flash performance can be affected by environmental factors such as temperature fluctuations and supply voltage stability. Where possible, the benchmarking process should account for variations in temperature and power to observe how these conditions influence read, write, and erase operations. However, due to hardware limitations, full environmental control may not always be achievable.

2. Consistency and Repeatability Across Runs
To ensure that the collected performance data is meaningful, the benchmarking process must produce stable and repeatable results across multiple runs. This requires consistent test patterns, identical timing conditions, and controlled chip states before each measurement to minimise variance.

3. Reliable Quantitative Forensic Output
The forensic component of the tool must generate objective, quantitative metrics that can be used to differentiate chips with high confidence. These metrics such as latency distributions, throughput measurements, and statistical deviations must be presented in a structured format to support reliable comparison between chips.

4. Hardware and Storage Limitations
The Raspberry Pi Pico W and microSD system impose constraints on processing speed, memory, and storage format. All benchmarking, logging, and dashboard functions must be optimised to operate efficiently within these limitations.

5. Safe vs. Destructive Operations
Some tests, such as erase and program benchmarks, inherently modify chip contents. The system must clearly distinguish between safe (non-destructive) and destructive modes to prevent accidental data loss.

2. System Context & Assumptions (Week 5)

2.1 System Context

The system is designed to evaluate and record the performance characteristics of SPI flash memory chips using a single Raspberry Pi Pico-based platform. The Pico

interfaces directly with the SPI flash chip over SPI and executes controlled read, program (write), and erase operations.

During these operations, the system measures key performance metrics such as latency and derived throughput. These measurements, along with relevant metadata (e.g., test size, operation type, run number), are logged in real time into structured CSV files stored on a microSD card. This enables consistent, repeatable benchmarking across different chips and test runs.

In addition to benchmarking and logging, the Pico also hosts a lightweight HTTP dashboard over Wi-Fi. This dashboard allows users to:

- View the list of available CSV result files on the SD card
- Download benchmark datasets for offline analysis
- Review runs associated with different chips or test conditions

The overall system is designed to be flexible and extensible. It supports multiple SPI flash variants and configurations, enabling use cases such as performance comparison, anomaly detection, and forensic differentiation of chips with similar capacities.

2.2 Assumptions

2.2.1 Hardware and DUT (Device Under Test)

A1. JEDEC and SFDP availability
The flash chip exposes a readable JEDEC ID and SFDP table. Write-protect pins or OTP features do not block normal read, program, or erase operations used in the benchmark.

A2. Stable wiring and power
The Pico is correctly wired to the SPI flash chip with proper signal integrity, a stable 3.3V supply, and correct chip-select handling. All wiring follows the electrical limits stated in the chip datasheet.

A3. Supported operation sizes
The chip supports the standard page program size, read sizes, and erase granularities required by the benchmarking tool.

2.2.2. Storage (microSD):

A4. Functional microSD card
The microSD card is formatted as FAT32, has sufficient free space, and meets the speed requirements for continuous CSV logging.

A5. Basic file system integrity
FatFS operations behave reliably under normal use. Due to the lack of journaling, only the most recent record may be lost if sudden power loss occurs.

2.2.3. Network:

A6. LAN reachability
The Pico's Wi-Fi interface sends out an IP to the devices with an SSID and the user needs to key in the password of that particular SSID, and it will become like a DHCP server itself. Device-to-device communication (e.g., Pico ↔ Laptop) is not blocked.

A7. Stable IP addressing
The Pico retains a stable IP address during a session so users can consistently access the dashboard.

2.2.4. Timing & measurement:

A8. Timer stability
The Pico's time_us_64() counter is stable and monotonic, with microsecond resolution. Measurement accuracy remains within a reasonable tolerance (e.g., a 1000 µs operation measures approximately 980–1020 µs).

A9. Fixed settings per run
SPI mode, clock speed, and configuration remain constant throughout each benchmark run to ensure repeatability.

2.2.5. Workload & capacity

A10. Dataset scale
Benchmark runs typically generate at least 100 rows per test, with CSV logs potentially reaching 10 MB or more. Data is streamed directly to the SD card without full in-RAM buffering.

A11. On-device computation
The Pico has sufficient RAM and processing capability to compute summary statistics (min, max, average, standard deviation) at the end of each run.

2.2.6. Usability & operations

A12. Minimal user steps
A complete benchmark run can be initiated within five or fewer user actions. Progress updates and human-readable error messages are shown clearly.

A13. Destructive safety controls
Operations that modify chip contents such as bulk erase or destructive analysis require explicit user confirmation to prevent unintended data loss.

2.2.7. Forensic analysis

A14. Baseline reference database
database.csv (or datasheet.csv) exists, follows the expected schema, and contains representative reference values for known chips.

A15. Local use only
All reports and results are reviewed and downloaded within a closed local network. No external legal, privacy, or remote-data-transfer constraints are considered.

3. Functional Requirements (FR) (Week 5)

FR1. Platform init

- Mount the microSD card.
- Validate the schema of database.csv (or datasheet.csv).
- Create required folders (SPI_Backup/).
- Load configuration parameters required for benchmarking.

FR2. Network setup

- The Pico will become a router/DHCP server which assigns an IP address to users
- The Pico prints its assigned IP address and default gateway address for web viewing

FR3. DUT initialisation

- Probe the flash chip's JEDEC ID and SFDP table.
- Detect page size, erase sizes, and status-polling method.
- Verify that the flash chip is ready for normal operations.

FR4. Read Operation

- Allow the user to specify the target address and data length.
- Perform SPI read using fixed SPI mode and clock speed.
- Measure and record operation duration (µs).
- Return read status and any error codes.

FR5. Program (Write) Operation

- Allow the user to specify the address, size, and write pattern.
- Issue page-program commands.
- Measure and record operation duration (µs).
- Return success or failure status.
-

FR6. Erase Operation

- Allow the user to select sector/block erase types.
- Issue the appropriate erase command.
- Poll WIP until completion or timeout.
- Measure duration (ms) and report status.

FR7. Benchmark campaign

- Run standardised sequences that include warm-ups and repeatable cycles.
- Keep SPI mode, clock speed, and alignment constant across a run.
- Display live progress to the user.

FR8. Precise timing & throughput

- For every operation, compute throughput based on measured duration.
- Record raw operation durations to support detailed analysis.

FR9. Log to CSV

- Append one row per operation using a stable schema: jedec_id, operation, block_size, address, elapsed_us, throughput_MBps, run, temp_C, voltage_V, pattern, timestamp, notes

FR10. Error handling

- Detect timeouts, verification mismatches, and I/O failures.
- Retry operations based on predefined policy.
- Log the error state in the CSV without halting the benchmark unless critical.

FR11. Destructive-action guard

- Require explicit user confirmation before performing bulk erase or destructive analysis modes.

FR12. On-device summaries

- At the end of each run, compute:
    - minimum
    - maximum
    - average

    - standard deviation
- for each operation type and test size.

FR13. Forensic analysis

- Aggregate metadata and timing statistics after each run.
- Highlight distinguishing performance characteristics relative to other chips.

FR14. Classification and database

- Match JEDEC ID, SFDP fields, and timing signatures against database.csv.
- Output predicted chip model, vendor, and confidence score.

FR15. Report generation

- Produce a compact report in .csv, format.
- Include run parameters, summaries, forensic findings, and classification output.
- Save reports into a dedicated root directory.

FR16. Dashboard Hosting

- Serve a Wi-Fi-accessible web dashboard.
- List all reports and CSV files available on the SD card.
- Provide file download endpoints.
- Log dashboard access events.

FR7. Serial output

- Output live progress, parameters, warnings, and final summary via USB serial for debugging.

FR20. File safety

- Flush SD card buffers frequently.
- Ensure that at most the last record is lost during sudden power failure.

4. Non-Functional Requirements (NFR) (Week 5)

NFR1. Timer quality

- Timing resolution must be ≤ 1 µs.
- End-to-end timing error must be ≤ 2% under stable operating conditions.

NFR2. Repeatability

- Identical test plan, seed, data pattern, and step order must produce consistent results.
- Run-to-run latency coefficient of variation (CV) must be ≤ 5% on a stable setup.

NFR3. Low overhead

- Logging overhead must not exceed 10% for operations ≥ 4 KB.
- The system must sustain SPI clocks up to hardware limits without dropped records.

NFR4. Capacity

- The system must handle ≥ 100 rows per benchmark run.
- Must support CSV files ≥ 10 MB without full in-RAM buffering (streaming only).

NFR5. Reliability

- Zero malformed CSV lines across a 100-run stress test.
- After a sudden power loss, the CSV file must remain parseable and lose at most the final record.

NFR6. Usability

- A full benchmark run can be started within ≤ 5 user steps.
- Progress, ETA, and human-readable error messages (“plain English”) must be displayed clearly.
- Errors must include suggested next actions.

NFR7. Maintainability

- Code must be modular (driver, benchmark, logging, analysis, network).
- Built using Pico SDK with clear inline comments.
- Helper functions should include basic unit-level tests where feasible.

NFR8. Stable formats

- CSV format must be UTF-8, comma-separated, and LF-terminated.
- Fields must be quoted only when needed.

NFR9. Dashboard responsiveness

- When the laptop/phone connects to the Pico's Wi-Fi AP, the Pico must assign an IP via DHCP within ≤ 3 seconds.
- Dashboard listing page must render in ≤ 5 seconds with up to 10 report CSV files.
- Download of a single CSV or report must begin within ≤ 1 second after request.

NFR10. Transfer robustness

- File reads from SD card to the HTTP layer must handle timeouts gracefully.
- Dashboard file downloads must recover cleanly from transient Wi-Fi interruptions.
- No cross-device upload or Pico-B logic (single-Pico constraint).

NFR11. Protocol correctness

- The Pico must honour the selected SPI mode (0–3) and configured frequency.
- Flash commands (read, program, erase) must follow the chip's documented protocol.
- WIP polling must be correct and avoid premature exits.

NFR12. Safety UX

- Bulk erase and destructive benchmarking modes require explicit confirmation.
- Warnings must be clearly worded to prevent accidental data loss.

NFR13. Fast summaries

- Summary statistics (min, max, average, standard deviation) for 100 rows must be computed in ≤ 10 seconds after the run.

5. High-Level Architecture & Design (Week 5)

5.1. Actors Identified

SN	Actors	Goals
1	Tester	The Tester initiates benchmark sessions, selects analysis parameters, and monitors the system's behaviour through USB serial output or the web dashboard. After connecting to the Pico's Wi-Fi Access Point where an IP address is assigned through the Pico's built-in DHCP server the Tester can download benchmark logs and reports stored on the microSD card.
2	MicroSD Card	The microSD card functions as the system's primary storage medium. It holds the reference database.csv, receives all benchmark log files, stores generated reports, and preserves data persistently for later comparison and forensic analysis.
3	SPI Flash Chip (DUT)	The SPI flash chip provides JEDEC and SFDP information, accepts read, program, and erase commands, and produces measurable timing behaviour required for benchmarking. It serves as the Device Under Test (DUT) whose performance characteristics are recorded and analysed.
4	Pico's Wi-Fi Access Point & DHCP Server	The Pico operates as a self-contained Wi-Fi Access Point, assigning IP addresses to connected devices via its internal DHCP server. It hosts the

		HTTP dashboard used for data access, maintains local connectivity for the Tester, and serves CSV logs and reports directly without relying on an external router or additional hardware.

5.2. Use Case List:

SN	Use Case
UC-01	Initialise SPI Flash Chip for Testing
UC-02	Load & Validate microSD Database
UC-03	Perform Read Operation on Flash Chip
UC-04	Perform Write Operation on Flash Chip
UC-05	Perform Erase Operation on Flash Chip
UC-06	Log Performance Data to CSV
UC-07	Benchmark Flash Chips with Repeatable Test Patterns
UC-08	Analyse Forensic Data to Differentiate Flash Chips
UC-09	Compare Chip Performance Across Different Environmental Conditions
UC-10	Identify Flash Chip Failures During Benchmarking
UC-11	Generate Forensic Report with Quantitative Metrics
UC-12	Transfer Report to Webserver
UC-13	Host Report Dashboard via Access Point
UC-14	Download Report via Browser
UC-15	Network Setup

5.2.1. Scenarios

Throughout this project, the Raspberry Pi Pico used for benchmarking, data logging, and hosting the Wi-Fi dashboard will be referred to as **Pico A** for consistency.

UC-01: Initialise SPI Flash Chip for Testing

1. Tester connects the flash chip and powers the board.
2. Pico A system initialises the SPI bus and chip-select lines.
3. Pico A system probes JEDEC/SFDP and sets page/erase parameters.
4. Pico A system confirms the chip is initialised and ready for benchmarking.

UC-02: Load & Validate microSD Database

1. Pico A system mounts the microSD.
2. Pico A system reads database.csv and validates headers/schema.
3. Pico A system indexes entries (e.g., by JEDEC ID/vendor).
4. Pico A system reports DB version/entry count or an error to the Tester.

UC-03: Perform Read Operation on Flash Chip

1. Tester selects the address/length and starts a Read.
2. Pico A system issues the SPI read at fixed mode/clock and retrieves data.
3. Pico A system captures duration (µs) using the high-resolution timer.
4. Pico A system logs the result and timing to CSV.
5. Pico A system reports success/failure to the Tester.

UC-04: Perform Write Operation on Flash Chip

1. Tester selects the address/size/pattern and starts a Program (Write).
2. Pico A system performs page-program (and optional verify).
3. Pico A system measures duration (µs) for the write.
4. Pico A system logs operation details to CSV.
5. Pico A system reports success/failure to the Tester.

UC-05: Perform Erase Operation on Flash Chip

1. Tester selects the sector/block and starts an Erase.

2. Pico A system issues erase opcode and polls WIP until done or timeout.
3. Pico A system measures the duration (ms) for the erase.
4. Pico A system logs the erase metrics to CSV.
5. Pico A system reports success/failure to the Tester.

UC-06: Log Performance Data to CSV

1. Pico A system completes a read/write/erase operation.
2. Pico A system formats a CSV row (ts_us, op, size_B, addr, result, dur_us, temp_C, vcc_mV, notes).
3. Pico A system appends to the microSD file (and rotates if needed).
4. Pico A system retries on I/O error and notifies the Tester if logging fails.

UC-07: Benchmark with Repeatable Test Patterns

1. Tester selects test campaign (patterns, repeats, alignment, SPI clock).
2. Pico A system runs the sequence (Read/Program/Erase) with warm-up passes.
3. Pico A system enforces consistency rules (fixed SPI mode/clock).
4. Pico A system logs each iteration to CSV with run/test IDs.
5. Pico A system shows progress and a summary to the Tester.

UC-08: Analyse Forensic Data to Differentiate Chips

1. Tester selects one or more CSV datasets.
2. Pico A system aggregates timings (min/mean/max/std) per op/size.
3. Pico A system highlights differentiating metrics between chips.
4. Pico A system presents an analysis summary to the Tester.

UC-09: Compare Across Environmental Conditions

1. Tester adjusts temperature or power (or selects a profile).
2. Pico A system samples temp_C and vcc_mV and tags the run.
3. Pico A system executes benchmarks under each condition.
4. Pico A system logs and compares metrics across conditions and shows deltas.

UC-10: Identify Failures During Benchmarking

1. Pico A system detects an anomaly (timeout, WP/protect, verify mismatch, I/O).

2. Pico A system logs the error code and context to CSV.
3. Pico A system retries or halts testing for that chip per policy.
4. Pico A system notifies the Tester and records the failure status.

UC-11: Generate Forensic Report with Quantitative Metrics

1. Tester requests a forensic report for selected chips/runs.
2. Pico A system compiles quantitative metrics (throughput, mean, std, distributions).
3. Pico A system includes environment tags and test parameters.
4. Pico A system exports the report (e.g., CSV) and confirms completion.
5. Pico A system stores the report on a microSD and marks it “ready to send”.

UC-12: Transfer Report to Webserver

1. Pico A hosts a webserver by pressing GP21.
2. Pico A system uploads the report to webserver.
3. Pico A system retries on failure and queues unsent reports.
4. Pico A system notifies the Tester on success/failure.

UC-13: Host Report Dashboard via Access Point

1. Pico A system starts an HTTP server
2. Pico A system lists available reports with basic metadata.
3. Pico A system serves individual report files on request.
4. Pico A system logs access events for troubleshooting.

UC-14: Download Report via Browser

1. Tester enters Webserver system IP address in a browser.
2. Webserver shows the report list.
3. Tester selects a report to download.
4. Webserver delivers the file to the browser.

UC-15: Network Setup

1. Pico A hosts webserver and join the phone hotspot (SSID/password).
2. Webserver displays/prints its IP address for the Tester.
3. Pico assigns an ip address for the webserver dynamically.
4. Pico systems handles reconnects and reports network errors.

5.2.2 Use Case Diagram



Figure 1: Use Case Diagram

Use Case Diagram Link:

https://drive.google.com/file/d/1mbIRy9M3j7hzCr_fshRmuNmjgAxtLYWX/view?usp=sharing

5.2.3 Sequence Diagram

Sequence Diagram UC-01



Figure 2: Sequence Diagram UC-01

Sequence Diagram UC-02



Figure 3: Sequence Diagram UC-02

Sequence Diagram UC-03



Figure 4: Sequence Diagram UC-03

Sequence Diagram UC-04



Figure 5: Sequence Diagram UC-04

Sequence Diagram UC-05



Figure 6: Sequence Diagram UC-05

Sequence Diagram UC-06



Figure 7: Sequence Diagram UC-06

Sequence Diagram UC-07



Figure 8: Sequence Diagram UC-07

Sequence Diagram UC-08



Figure 9: Sequence Diagram UC-08

Sequence Diagram UC-09



Figure 10: Sequence Diagram UC-09

Sequence Diagram UC-10



Figure 11: Sequence Diagram UC-10

Sequence Diagram UC-11



Figure 12: Sequence Diagram UC-11

Sequence Diagram UC-12



Figure 13: Sequence Diagram UC-12

Sequence Diagram UC-13



Figure 14: Sequence Diagram UC-13

Sequence Diagram UC-14



Figure 15: Sequence Diagram UC-14

Sequence Diagram UC-15



Figure 16: Sequence Diagram UC-15

All of the Sequence Diagrams Link: https://drive.google.com/file/d/15h6xYcdEsDwru7BqtwCRDmLq8hiCLJc5/view?usp=sharing

6. Driver Interfaces (Week 5)

6.1. Driver Interface Spec - SPI Driver

1) Overview

Module: spiflash

Purpose: Talks to SPI flash chips that follow JEDEC and SFDP. It can read, program pages, and erase. It also measures how long each operation takes, so it can benchmark and do basic forensics.

Transport: SPI0 or SPI1 plus a chip select pin. Optional write-protect and hold pins.

Modes: Works in blocking mode or in non-blocking mode, where it starts an operation, then polls or gets a callback.

Typical timing (device-dependent):

- Command setup <= 5 Microseconds at 20-40MHz
- Reads are limited by the bus speed, and the driver reports the time for each call
- Page program up to 256 bytes is about 0.5 to 3 milliseconds, typically, and up to 10 milliseconds, worst case
- Sector erase 4 KiB is about 40 to 400 milliseconds, typically, and up to 2 seconds, worst case
- Block erase 32 to 64 KiB is about 120 to 2000 milliseconds, typically

Units used: bytes and KiB, and MiB for size. Microseconds and milliseconds for time. Megahertz for clock..

2) Dependencies

- Pico SDK: hardware SPI and hardware GPIO, and pico time. Hardware DMA is optional.
- Protocol helpers: a small JEDEC ID and SFDP parser inside the driver to learn page size and erase sizes, and safe max clock.
- Optional RTOS: FreeRTOS features if it chooses the non-blocking path.

3) Resources & Constraints

- Pins
    - Default pins are SCK on GP6 and MOSI on GP4, MISO on GP7, and CS on GP5
    - Optional write-protect and hold pins if the board uses them
- Peripherals: SPI0 or SPI1. Use a separate CS for each device if it shares the bus

- DMA: zero to two channels for RX and TX when enabling it for large buffers
- Interrupts: SPI or DMA interrupts at medium priority. Aim for jitter less than 5 microseconds while timing
- Memory use: about 6 to 10 KB of flash and about 2 to 8 KB of RAM for buffers
- CPU use: low when DMA is on and higher when polling WIP during program or erase
- Consistency rule: keep SPI mode and clock fixed for an entire official run. A common choice is mode 0 at 20 MHz

4) Initialisation & Configuration

Order of steps

1. Call spiflash_init with the SPI instance and pins, and an initial clock. This brings the bus up and leaves CS idle
2. Call spiflash_probe to read JEDEC ID and SFDP. The driver caches page size and erase sizes, and max clock
3. Call spiflash_config to set the run clock and mode, and whether to use DMA

Non blocking use

- Start an operation with spiflash_kick, which gives a token
- Poll that token with spiflash_poll until it says busy or done, or error
- The result includes the elapsed microseconds

Calibration

- None needed. The driver uses the system timer time_us_64
- Ready to run immediately after the probe

5) Error Handling

- SPIF_ENOINIT → the driver was not initialised
- SPIF_EBUSY → another operation is already running
- SPIF_EUNSUP → It asked for an opcode or erase size that the chip does not support
- SPIF_EPROTECT → write protect or block protect is active
- SPIF_ETIMEOUT → the chip did not clear WIP before the timeout

- SPIF_EIO → a wiring or SPI, or DMA fault happened
- SPIF_ECRC → verify failed after a program

Policy

- On timeout or IO error, back off and retry one to three times with a delay of about 50 to 100 milliseconds
- On unsupported features re reprobe SFDP
- On protect errors, ask the user to check WP and HOLD and lock bits

6) Test Notes

Repeatable inputs

- Patterns like all FF and all 00 and checkerboard, and PRBS
- Sizes that are page-aligned and sizes that are deliberately misaligned
- Keep SPI clock and mode fixed during a run

Acceptance targets

- Standard deviation of timings at or below ten per cent across twenty repeats for each operation and size
- Read throughput drifts within plus or minus fifteen per cent when sharing the bus with the SD card compared to a dedicated bus.

Environment tags

- If available, record the temperature in degrees C and supply in millivolts per run, so it can compare the room versus the warmed or slightly different supply.

Fault injection

- A floating MISO or a stuck CS should lead to EIO
- Asserting WP should lead to EPROTECT
- A power dip during program or erase should lead to ETIMEOUT or a verify failure.
- Overlapping commands should return EBUSY

Known limits

- Quad SPI and XIP are not in the baseline
- Full chip erase is not included because it takes minutes

- Long, unrelated interrupts can disturb timing measurements

6.2. Driver Interface Spec - CSV Logger

1) Overview

Module name: sdlog

Purpose: Writes one CSV record for every flash operation so it can analyse results later and tell chips apart

Transport: SPI to a microSD card using FatFS

Blocking model: Blocking append, or optional buffered non-blocking mode with a background flush

Timing:

- Opening or rotating a file takes about 5 to 50 milliseconds
- Appending 512 bytes takes about 1 to 10 milliseconds, depending on the card

Units used: bytes for size, microseconds or milliseconds for time, degrees C for temperature, millivolts for supply

2) Dependencies

- MCU libraries: Pico SDK (hardware_spi, pico/time).
- File system: FatFS (mount/open/write/sync).
- OS services (optional): periodic timer/task for async flush.

3) Resources & Constraints

Pins

- Use a dedicated SD chip select like GP13 if the SD card shares an SPI bus with the flash chip.
- SCK, MOSI, and MISO follow the SPI instance

Buffers

- For async mode, use a ring buffer between 1 and 4 KB, and size RAM accordingly

Interrupts

- None in blocking mode
- A low-priority flush timer in async mode

Storage

- At least 10 MB free on the card
- Rotate files by date or by test ID

4) Initialisation & Configuration

- Order of steps
    1. Call sdlog_init with the SPI instance, pins, clock, and whether to mount the card.
    2. Call sdlog_open with a test ID and CSV header string
    3. Optionally call sdlog_set_env to set temperature and supply voltage fields for the run
- Default CSV schema ts_us, op, size_B, addr, result, dur_us, avg_us, std_us, temp_C, vcc_mV, notes
- Ready to use once the card is mounted and the file is open

5) Error Handling

Return codes

- OK everything worked
- ENOINIT logger was not initialised
- ENOSPC card is full
- EFS a filesystem error occurred
- EIO a write failed
- EBUFFER the async buffer overflowed

On error

- Write the record to a small emergency RAM buffer
- Retry on the next call

- If errors keep happening, bubble it up so the caller can choose an alternate path.

6) Test Notes

Stimulus

- Do one thousand consecutive appends
- Force a file rotation
- Cut power during a write
- With sync enabled, it should lose at most the last record, and the file should still parse

Known limits

- Cheap SD cards can spike in latency
- Call sdlog_flush before powering down to be safe

6.3. Driver Interface Spec - High-Resolution Timer

1) Overview

Module name: hrt

Purpose: Gives microsecond-precision timestamps and simple “start and stop” timers for the SPI flash driver and the CSV logger

Transport: Uses the Pico’s built-in timer only

Blocking model: Utility functions that call directly

Timing: About 1 microsecond resolution using the same base as time_us_64

Units used: microseconds and milliseconds

2) Dependencies

- Pico SDK header pico/time.h

3) Resources & Constraints

- No pins needed
- Tiny code and memory footprint

4) Initialisation & Configuration

- No init step
- Provide small header helpers, such as hrt_now_us, to read the current time and a simple scope helper to time a block of work

5) Error Handling

- None
- It is a pure utility

6) Test Notes

- Check measured durations against a logic analyser on CS or SCK edges
- Expected error is less than 5 microseconds under normal conditions

6.4. Driver Interface Spec - Benchmark Controller

1) Overview

Module name: runctl

Purpose: Orchestrates a full run on Pico A. Loads the plan, keeps SPI mode and clock fixed, calls spiflash and sdlog, computes end-of-run summaries, triggers analysis and report, then sends it to the website for download

Transport: In process calls only

Blocking model: Blocking run with progress updates

Timing: Uses hrt for microsecond timing

Units used: microseconds and milliseconds, and bytes

2) Dependencies

- Spiflash
- Sdlog
- Analysis
- Report
- Xfer_client
- hrt

3) Resources & Constraints

- No extra pins
- Small RAM for progress and per group stats
- One run is active at a time

4) Initialisation & Configuration

- Load config and database on startup
- Accept a plan and pattern seed from the CLI
- Lock SPI mode and clock for the whole run

5) Error Handling

- Propagate device and logging errors with clear messages
- On recoverable errors, retry per policy
- Abort run on repeated failures and mark the status

6) Test Notes

- Run a short baseline plan and check CSV rows, and the summary and report are produced
- Simulate failures to see retries and clear error text

6.5. Driver Interface Spec - Database Manager

1) Overview

Module name: db

Purpose: Loads and validates database.csv from microSD and provides simple lookups by JEDEC ID and vendor, and any feature columns needed by analysis

Transport: FatFS file read-only

Blocking model: Blocking load and query

Timing: Load once at startup

Units used: strings and integers

2) Dependencies

- FatFS
- sdlog headers for CSV schema version if shared

3) Resources & Constraints

- Indexes kept in RAM
- Schema must match expected headers

4) Initialisation & Configuration

- On boot, mount the SD and read database.csv
- Validate headers and count rows
- Build a small index by JEDEC ID

5) Error Handling

- Bad schema or missing file returns clear errors
- If the invalid refuses classification and asks the user to fix the card

6) Test Notes

- Use a tiny sample database and verify lookups
- Break a header on purpose to confirm the error path

6.6. Driver Interface Spec - Analysis and Classification

1) Overview

Module name: analysis

Purpose: Computes per-run summaries and a small feature vector, then matches against database.csv to estimate chip ID and vendor, and confidence

Transport: In process only

Blocking model: Blocking call at the end of the run

Timing: Finishes in a few seconds for one thousand rows

Units used: microseconds and milliseconds, and percentages

2) Dependencies

- db for lookups
- hrt for timing if needed

3) Resources & Constraints

- Keeps only small aggregates in RAM

4) Initialisation & Configuration

- No init beyond reading database version
- Takes the path to the run CSV and basic plan info

5) Error Handling

- If the database is missing or invalid, return not classified
- If features are incomplete, return low confidence

6) Test Notes

- Feed two known chips and confirm the nearest match and confidence make sense
- Check that summaries match the numbers printed by runctl

6.7. Driver Interface Spec - Report Generator

1) Overview

Module name: report

Purpose: Builds a compact report for the run. Includes plan and summaries, and classification. Produces JSON or simple HTML kept small for upload

Transport: FatFS file write

Blocking model: Blocking generation

Timing: One to two seconds for a typical run

Units used: strings and microseconds, and milliseconds

2) Dependencies

- analysis
- FatFS

3) Resources & Constraints

- Small templates stored in flash
- Report kept under a few hundred kilobytes

4) Initialisation & Configuration

- No special init
- Takes run.json and analysis output and writes to the reports folder

5) Error Handling

- Return a clear error if the file cannot be created
- If space is low, ask the caller to rotate or free space

6) Test Notes

- Open the HTML in a browser and check key fields
- Corrupt the path to force an error and see a helpful message

6.8. Driver Interface Specification - HTTP File Server

1) Overview

Module name: xfer_server

Purpose: Hosts a lightweight HTTP file server on Pico A, allowing the Tester to browse, view, and download reports and CSV benchmark logs directly from the microSD card.

Transport: HTTP over TCP using the Pico W Wi-Fi Access Point + DHCP stack

Blocking model: Blocking socket send for file transfer; non-blocking poll for new requests

Performance expectation: Must serve files up to 10–20 MB with stable throughput and start downloads within ≤1 second after request

Units: Bytes, milliseconds

2) Dependencies

- Pico W Wi-Fi AP + DHCP stack
- lwIP HTTP server or custom socket-based HTTP implementation
- microSD + FatFS driver
- Report CSV generator modules

3) Resources & Constraints

- Limited RAM, files must be streamed directly from SD (no full buffering)
- Socket send buffer is small; chunked transfer is required
- SD card access must avoid long blocking to not disrupt Wi-Fi operations

4) Initialisation & Configuration

- Start the Pico's Wi-Fi Access Point and DHCP server
- Bind the HTTP server to port 80
- Initialise SD card paths for listing (*.csv fiels)
- Optional configuration: maximum chunk size, network timeouts

5) Error Handling

- On socket send failure, reattempt the current chunk
- If the SD read fails, return HTTP 500 "File Error"
- If file does not exist, return HTTP 404
- Always close sockets gracefully to prevent resource leaks

6) Test Notes

- Connect a laptop/phone to Pico's AP and confirm a valid DHCP IP is issued
- Test downloading large CSV files (≥10MB) to confirm stable chunk streaming
- Simulate Wi-Fi interruptions and verify that partial transfers fail cleanly without Pico freezing
- Remove microSD mid-transfer to confirm safe handling (HTTP 500)
- Verify that the dashboard loads within ≤5 seconds with up to 10 files present

6.9. Driver Interface Spec - HTTP Server

1) Overview

Module name: httpd

Purpose: Hosts a lightweight dashboard directly on Pico A, listing available benchmark logs and reports stored on the microSD and serving them for download.

Transport: HTTP over TCP (port 80)

Execution model: Event-driven loop with simple request handlers

Performance expectations: The listing page should render in ≤ 5 seconds with up to ten files; file downloads should begin within ≤ 1 second.

Units: Bytes, milliseconds

2) Dependencies

- Pico W Wi-Fi Access Point + DHCP stack
- lwIP TCP/IP stack
- FatFS for file access on microSD

3) Resources & Constraints

- Only small HTML templates and response buffers can reside in RAM
- Large files must be streamed directly from the SD card (no full buffering)

- Wi-Fi and filesystem performance may fluctuate based on SD card quality

4) Initialisation & Configuration

- Start the Pico's Wi-Fi Access Point and DHCP server
- Bind HTTP server to port 80
- Print Pico's AP SSID and IP address at boot for user access

5) Error Handling

- Respond with appropriate HTTP 4xx/5xx codes for invalid paths, missing files, or SD access errors
- Log failures to serial output for debugging
- Close failed sockets cleanly to avoid memory leaks

6) Test Notes

- Connect a laptop to the Pico's Wi-Fi AP and confirm DHCP lease
- Access the dashboard in a browser and verify listing performance
- Download a report or CSV file and confirm file integrity (byte-for-byte match)
- Simulate SD removal, unreadable files, or Wi-Fi drops to validate error robustness

6.10. Driver Interface Spec - Network Config and Discovery

1) Overview

Module name: netcfg

Purpose: Configures Pico A to operate as a standalone Wi-Fi Access Point with an integrated DHCP server, providing a predictable SSID, password, and IP address for the Tester.

Transport: Local Wi-Fi AP only (no external router/hotspot required)

Execution model: Blocking initialisation with steady-state monitoring

Performance expectation: AP should be ready within a few seconds after boot

Units: Strings, milliseconds

2) Dependencies

- Pico W Wi-Fi AP + DHCP stack
- lwIP for network configuration
- System configuration structure (embedded const config or SD-based text file)

3) Resources & Constraints

- Small RAM footprint for DHCP lease table and AP configuration
- AP must remain stable even while streaming large files
- Channel/interference conditions may affect performance

4) Initialisation & Configuration

- Load AP SSID, password, channel, and optional configuration parameters
- Start Wi-Fi in Access Point mode
- Enable integrated DHCP server and assign Pico A a static IP (e.g., 192.168.4.1)
- Print the AP credentials and IP address to the serial console at startup

5) Error Handling

- If AP initialisation fails, retry with backoff
- If DHCP lease table overflows, reset the table and reissue leases
- Detect Wi-Fi subsystem failures and restart the AP module if necessary
- Provide clear diagnostic messages on serial output

6) Test Notes

- Connect a laptop/phone to Pico's SSID and verify DHCP assignment
- Access the dashboard at the advertised IP address
- Stress test Wi-Fi by downloading multiple files or large CSV logs
- Reboot Pico during a client connection to ensure graceful recovery

6.11. Driver Interface Spec - Serial CLI

1) Overview

Module name: cli

Purpose: Simple text control on Pico A over USB serial. Start runs. See status. Confirm destructive erases

Transport: USB CDC or UART

Blocking model: Command loop with non-blocking handlers

Timing: Instant feedback

Units used: strings and integers

2) Dependencies

- Pico SDK USB or UART
- runctl
- spiflash
- sdlog

3) Resources & Constraints

- Small line buffer
- Plain text only

4) Initialisation & Configuration

- Start the CLI task at boot
- Register commands start and status, erase confirm, and send last report

5) Error Handling

- Print clear errors and hints
- Never start chip erase without confirmation

6) Test Notes

- Run start and watch progress
- Type bad commands and see helpful messages

6.12. Driver Interface Spec - Pattern Generator

1) Overview

Module name: pattern

Purpose: Creates repeatable data patterns for the program and verifies such as all FF and all 00 and checkerboard, and PRBS with a seed

Transport: In process only

Blocking model: Simple buffer fills

Timing: Buffer size dependent

Units used: bytes

2) Dependencies

- HRT if time fills
- config for default seed

3) Resources & Constraints

- Small PRBS state per stream
- Avoid large temporary buffers

4) Initialisation & Configuration

- Set default seed and type at run start
- Expose set seed and set type

5) Error Handling

- If the type is unknown, return a clear error
- Fall back to all FF if needed

6) Test Notes

- Fill a page and verify repeatability with the same seed
- Change the seed and confirm pattern changes

6.13. Driver Interface Spec - Config Store

1) Overview

Module name: config

Purpose: Reads and writes small JSON files such as config.json and run.json paths and defaults for SPI and network, and logging

Transport: FatFS file read and write

Blocking model: Blocking load and save

Timing: Tiny files

Units used: strings and numbers

2) Dependencies

- FatFS
- A tiny JSON helper

3) Resources & Constraints

- Keep files small
- Validate keys on load

4) Initialisation & Configuration

- On boot, read config.json
- Provide getters for SPI mode and clock, and Pico A IP and rotate bytes and schema version

5) Error Handling

- If missing, use safe defaults and ask the user to set up the card
- On a parse error, report a clear line and column

6) Test Notes

- Delete a key and confirm the default is used
- Corrupt JSON and check the error message

7. Detailed Design (Week 9)

7.1. System & Runtime Overview

Nodes (Single-Pico Architecture)

Pico A (Benchmark + Dashboard Node):
Pico A performs *all* system functions, including benchmarking, logging, analysis, report generation, Wi-Fi Access Point hosting, DHCP, and HTTP file serving. The major modules include:

- runctl – benchmark controller
- spiflash – SPI flash driver
- sdlog – CSV logger
- analysis – summary + forensic logic
- report – report generation (CSV)
- cli – serial control interface
- pattern – test data pattern generator
- db – datasheet/database lookup
- httpd – embedded HTTP dashboard

Runtime split (RP2040 dual-core).

Core 0 (time-critical path)

- Executes runctl, spiflash, and high-resolution timing
- Avoids blocking on SD card or network
- Guarantees accurate timing for read/program/erase operations

Core 1 (background & I/O tasks)

- Appends to CSV (sdlog) and performs file rotations
- Runs post-run analysis and report generation
- Handles HTTP dashboard requests (httpd)
- Maintains Wi-Fi AP, DHCP, and network handling (netcfg)

Inter-core communications.

Single-producer/single-consumer ring buffers:

- **R1 (logs):** ≥ 256 entries for per-operation CSV rows
- **R2 (events):** ≥ 64 entries for status + progress events

Critical sections (e.g., SD handle swaps) bounded to **≤ 50 µs** to protect timing accuracy

Invariants.

- SPI clock and mode remain fixed for the entire run (A9)
- Core 0 must never block on logging or network (NFR3)
- SPI/DMA IRQ priority is set above CLI tasks to keep jitter within ±5 µs (NFR1)

7.2. Scheduling, Timing & Resources

Timing approach.

- Timer resolution ≤ 1 µs with end-to-end measurement error ≤ 2% (NFR1)
- Warm-up passes applied to stabilise timing
- Fixed plan, seed, and repeatable sequence to maintain CV ≤ 5% (NFR2)

Throughput & overhead.

- Logging overhead ≤ 10% for operations ≥ 4 KiB (NFR3)
- End-of-run summary for ~1,000 rows must complete in ≤ 10 s (NFR13)

Memory & storage.

- Minimum 64 KB RAM headroom on Pico A for buffers + aggregates
- microSD must have ≥ 10 MB free space
- Report files typically ≤ 200 KB (CSV) (NFR4, NFR9)

7.3. Data Paths & Formats

Data Flow: Acquisition → Logging → Analysis → Report → HTTP Serving.

1. spiflash executes READ/PROGRAM/ERASE;
2. hrt stamps the duration (FR4–FR8);
3. One CSV row per operation is enqueued to R1;
4. Core 1's sdlog appends and rotates CSV files (FR9, FR20);
5. analysis computes summaries + forensic deltas (FR13–FR14);
6. report produces CSV outputs (FR16);
7. httpd lists files and serves them for download via Pico's Wi-Fi AP (FR17–FR18).

Stable schemas.

- CSV record schema (FR9):
- jedec_id,operation,block_size,address,elapsed_us,throughput_MBps,run,temp_C,voltage_V,pattern,timestamp,notes

7.4. Error Handling, Reliability & Safety

Retry policy (FR11, NFR10).

- For timeout or SD I/O errors: retry 1–3 times with 50–100 ms backoff
- On persistent failure: mark the operation as failed and continue the run
- Flash protection/lock errors produce corrective suggestions for the Tester

Network Robustness.

- Wi-Fi AP automatically restarts if the stack becomes unstable
- HTTP requests are isolated; a failed transfer does not impact benchmarking

File integrity (FR20, NFR5).

- Regular fsync every ≤ 0.5 seconds
- Rotation occurs at predictable thresholds

- After power loss:
  - CSV remains parseable
  - At most one CSV row can be lost

Destructive guard (FR12, NFR12).

- Bulk erase requires explicit confirmation
- Warning message clearly states that data loss is irreversible

UX (NFR6).

- ≤ 5 steps from boot to starting a benchmark
- Progress, percent completion, and ETA shown during the run
- Errors are explained using plain-English messages

7.5. Configuration & Parameter Ranges

SPI Parameters

- Modes: 0–3
- Clock: 5–40 MHz, fixed per run

Logging Parameters

- Rotation threshold: ≥ 512 KiB
- SD sync interval: ≤ 500 ms

Network/HTTP Parameters

- Pico A AP startup time: a few seconds
- DHCP lease time: configurable
- HTTP timeout: 1.5 seconds
- Wi-Fi retry backoff: 1.0 second

Validation

- Out-of-range values revert to safe defaults
- A single diagnostic message is printed at startup for invalid configs

7.6. Flowcharts

Flowchart 1: Initialise SPI Flash Chip for Testing



Figure 17: FlowChart for UC-1

Flowchart 2: Load & Validate microSD Database



Figure 18: FlowChart for UC-2

Flowchart 3: Perform Read Operation on Flash Chip



Figure 19: FlowChart for UC-3

Flowchart 4: Perform Write (Program) Operation on Flash Chip



Figure 20: FlowChart for UC-4

Flowchart 5: Perform Erase Operation on Flash Chip



Figure 21: FlowChart for UC-5

Flowchart 6: Log Performance Data to CSV



Figure 22: FlowChart for UC-6

Flowchart 7: Benchmark with Repeatable Test Patterns



Figure 23: FlowChart for UC-7

Flowchart 8: Analyse Forensic Data to Differentiate Chips



Figure 24: FlowChart for UC-8

Flowchart 9: Compare Across Environmental Conditions



Figure 25: FlowChart for UC-9

Flowchart 10: Identify Failures During Benchmarking



Figure 26: FlowChart for UC-10

Flowchart 11: Generating Forensic Report with Quantitative Metrics



Figure 27: FlowChart for UC-11

Flowchart 12: Transfer Report to Webserver

Figure 28: FlowChart for UC-12



Flowchart 13: Host Report Dashboard via Access Point

Figure 29: FlowChart for UC-13



Flowchart 14: Download Report via Browser

Figure 30: FlowChart for UC-14



Flowchart 15: Network Setup and Discovery

Figure 31: FlowChart for UC-15



7.7. Pseudocode (Execution, Logging, Analysis & Upload)

Scope: This subsection consolidates the execution logic for benchmarking, logging, post-run analysis, and local dashboard serving. Full algorithm listings are provided in the Appendices.

7.7.1. Artefacts and cross-references

ID	Workflow	Appendix	Role in System	FR/NFR coverage
PC1	Constants and units	Appendix A1	Defines retry counts, sync interval, rotation threshold, timing limits, and dashboard settings	NFR1, NFR3, NFR5, NFR9, NFR13
PC2	LogRecord Scheme	Appendix A2	Stable CSV fields: Jedec_id, operation, block_size, address, elapsed_us, throughput_MBps, run, temp_C, voltage_V, pattern, timestamp, notes	FR9, FR20, NFR8
PC3	System bring-up and orchestration	Appendix A3	Initialises SD storage, database, SPI flash, Wi-Fi AP, DHCP, HTTP dashboard, and background tasks	FR1 - FR3, FR19, NFR5, NFR6
PC4	Benchmarking and retry policy	Appendix A4	Executes READ / PROGRAM / ERASE with fixed SPI mode & clock; timestamps operations; performs bounded retries	FR4 - FR8, FR11, FR13, NFR1 - NFR3, NFR11
PC5	Logging and rotation	Appendix A5	Handles non-blocking append via ring buffer, periodic sync, and rotation to bound data-at-risk	FR9, FR20, NFR3, NFR5
PC6	Analysis, report and upload	Appendix A6	Computes statistical summaries, derives forensic metrics, performs classification, and generates compact CSV reports	FR13 - FR16, NFR9, NFR13
PC7	Wi-Fi AP and DHCP configuration	Appendix A7	Starts AP mode, assigns IP via DHCP, maintains connectivity for dashboard.	FR17, NFR9 NFR10
PC8	HTTP	Appendix A8	Lists available reports, exposes file	FR18, NFR9

	dashboard server		download endpoints, logs access events	
PC9	Safety, UX and health	Appendix A9	Bulk erase confirmation, status feed and ETA, health checks and watchdog	FR12, FR19, NFR5, NFR6, NFR12

7.7.2. Execution guarantees

Determinism & Timing

- SPI mode and clock remain fixed throughout the run.
- Timer resolution ≤ 1 µs; jitter ≤ ±5 µs.
- Run-to-run latency CV ≤ 5%.
  (PC4, NFR1–NFR2, PC9)

Logging Durability

- Non-blocking logging on Core 0 (time-critical path).
- Sync interval ≤ 500 ms; rotation threshold ≥ 512 KiB.
- After sudden power loss: CSV remains parseable with ≤ 1 lost record.
  (PC5, FR20, NFR3, NFR5)

Retry Handling

- Up to 3 retries for operation or SD I/O failures with 50–100 ms backoff.
  (PC4, FR11, NFR10)

Summaries & Reports

- Summaries for ≥1,000 rows generated in ≤10 s.
- Report size ≤200 KB (CSV).
  (PC6, NFR13, NFR9)

Dashboard Responsiveness

- Report list loads in ≤5 s with ~10 reports.
- File downloads start within ≤1 s.
  (PC8, NFR9)

Safety Requirements

- Bulk erase requires explicit confirmation and irreversible warning text. *(PC9, FR12, NFR12)*

7.7.3. Consistency with statecharts

- Run Controller (PC3/PC4)
  - Implements:
    Idle → Prepare → Warm-up → Execute → Summarise → Analyse → Report → Done
- Flash Driver Path (PC4)
  - Follows:
    Ready → Command Setup → Transfer or Busy → Verify → Success or Error
- Logger (PC5)
  - Follows:
    Unmounted → Open → Append ↔ Flush/Rotate → Error
- Dashboard (PC8)
  - Follows:
    Idle → Accept request → Read/Stream file → Close → Idle

7.7.4. Interfaces and invariants

Inputs

- Test plan and seed
- SPI configuration
- Baseline database (e.g., datasheet.csv)
- Pattern selection
- Benchmark mode (safe/destructive)

Outputs

- CSV log rows (PC2 schema)
- Compact CSV report stored locally
- Real-time serial feedback (status, ETA, warnings)

Buffers

- Single-producer/single-consumer ring buffers for:
  - log records
  - progress/status events
- Critical sections bounded ≤ 50 µs

Invariants

- SPI mode and clock fixed per benchmark run
- Logging and network operations never block Core 0

7.7.5. Operational sequence

1. **Initialise system components**
   a. Mount microSD, validate database, start Wi-Fi AP, enable DHCP, start HTTP server, and probe the DUT.
2. **Execute benchmark campaign**
   a. Apply warm-up cycles, maintain fixed SPI configuration, and proceed through the test plan.
3. **Record performance data**
   a. Timestamp each operation and enqueue a log record; maintain online statistics.
4. **Log to CSV in background**
   a. Append, rotate, and sync via Core 1 without blocking the time-critical path.
5. **Post-run analysis**
   a. Compute summaries, perform forensic comparisons, and classify against baseline entries.
6. **Generate compact report**
   a. Save CSV report to root for dashboard access.
7. **Serve results through dashboard**
   a. Tester connects to Pico's AP, opens the dashboard, views available reports/logs, and downloads files.
8. **Provide continuous status**
   a. Serial interface delivers progress, ETA, warnings, and error messages throughout.

7.8. Performance & Dashboard Targets (evidence expectations)

Flash Operation Performance Targets

- Read (4 KiB @ 20 MHz): ≤ 0.60 ms end-to-end, including timing capture overhead.
- Program (256 B page): 0.5–3 ms typical, ≤ 10 ms worst case.
- Erase (4 KiB sector): 40–400 ms typical, ≤ 2 s worst case.

Dashboard Performance Targets

- Dashboard list page loads in ≤ 5 seconds with ~10 reports/logs.
- File downloads (CSV/report) start within ≤ 1 second after request.
- Wi-Fi Access Point must stabilise and offer DHCP leases within ≤ 3 seconds after boot.

Storage Performance Targets

- CSV streaming maintains throughput without blocking Core 0.
- Rotation events (e.g., 512 KiB threshold) cause no visible timing jitter.

7.9. Risks & Mitigations (design-level)

Risk	Impact	Mitigation
SD card latency spikes	Could cause delayed logging or exceed timing budgets if Core 0 blocks	Core 1 performs buffered logging and batch writes; periodic sync prevents large bursts; logging never blocks Core 0
SPI bus contention (Flash + SD)	Throughput drift; increased jitter	Use separate chip-select lines; maintain fixed SPI clock/mode per run; monitor drift (≤ ±15%)
Power dips during erase/program	Risk of corrupted pages or partial CSV writes	Retry policy for failed operations; verify-after-program; periodic sync ensures CSV remains parseable after failure

Wi-Fi AP instability or interference	Dashboard unreachable or slow; download failures	Automatic AP restart; robust HTTP error handling; DHCP server reissues leases; dashboard timeout recovery
Long ISRs or non-critical tasks blocking Core 0	Timing jitter, inaccurate measurement	Prioritise SPI/DMA ISRs; keep critical sections ≤ 50 μs; move heavy tasks (analysis/report generation) to Core 1
Thermal or voltage variations	Affects timing reproducibility across runs	Sample temp_C and voltage_V; tag runs with environmental metadata; allow comparison across conditions
Tester initiates destructive actions accidentally	Irreversible data loss on DUT	Mandatory explicit confirmation; plain-English warnings; safe mode as default operation

8. Test Plan & Result (Week 9 & Week 13)

We adopt a bottom-up testing approach. We begin with unit-level validation of foundational components (timer, SPI flash driver, logger, analysis, report generator, and HTTP server). Next, we test the integrated benchmark pipeline running entirely on Pico A. Finally, we validate end-to-end user flows, including Wi-Fi AP startup, DHCP assignment, dashboard access, file downloads, and destructive-action safety.

Each test includes an explicit acceptance criterion, ensuring objective pass/fail results. Evidence is collected through console output, CSV segments, timing logs, and dashboard screenshots.

Dashboard performance criteria such as page render time ≤ 5 seconds and file download start ≤ 1 second act as final acceptance gates.

8.1 Test environment

Hardware

- One Raspberry Pi Pico W (named *Pico A*)
- One SPI flash chip (Device Under Test)

- One microSD card (FAT32 formatted)
- Laptop/phone used to connect to Pico A's Wi-Fi Access Point

Software

- Benchmark harness including:
  - Logger Worker
  - Status Feed
  - Analysis + Report Generator
  - HTTP Dashboard Server
  - Wi-Fi AP + DHCP module

Invariants

- Fixed SPI mode and clock per benchmark run
- Logging and network tasks never block the time-critical path
- Dashboard served locally via Pico A's Access Point

8.2 Unit tests

ID	What We Test	Acceptance Criteria	Evidence	W9	W13
UT 01	Timer quality	Resolution ≤ 1 µs; timing error ≤ 2%	time_us_64 deltas	Appendix B1	No Change
UT 02	JEDEC & SFDP probe	Device returns valid JEDEC ID + SFDP table	Serial dump	Appendix B2	No Change
UT 03	Read path timing	4 KiB @ 20 MHz ≤ 0.60 ms	CSV elapsed_us stats	Appendix B3	No Change

UT 04	Program path timing	256 B program: 0.5–3 ms typical, ≤10 ms worst	CSV + Serial	Appendix B4	No Change
UT 05	Erase path timing	4 KiB erase: 40–400 ms typical, ≤2 s worst	CSV + Serial	Appendix B5	No Change
UT 06	CSV logger durability	Non-blocking writes; sync ≤ 500 ms; rotation ≥ 512 KB; ≤ 1 lost record after power pull	Power-cut test + CSV parse	Appendix B6	No Change
UT 07	Report size	Report ≤ 200 KB	File size on SD	Appendix B7	No Change
UT 08	HTTP server endpoints	Dashboard lists files; downloads work; access logged	Browser or curl logs	Appendix B8	Appendix B9

8.3 Integration tests

ID	Scenario	What Good Looks Like	Source/Artefact	Result
IT 01	Full benchmark on Pico A	Warm-up applied; fixed SPI settings; each iteration appended to CSV; progress + summary shown	Use Case 07, pseudocode	Appendix C1

IT 02	Error handling	On timeout/protect/I/O error, system retries per policy; logs context; tester notified	Use Case 10	Appendix C2
IT 03	Post-run pipeline	Analysis computes stats; report generated & saved to root dashboard lists it	Pseudocode pipeline	Appendix C3

8.4 System and user acceptance tests

ID	User Flow	Acceptance Criteria	Source/Artefact	Result
ST 01	Wi-Fi AP startup	Pico A starts AP; DHCP assigns IP to laptop/phone; dashboard reachable	Use Case 15	Appendix D1
ST 02	Dashboard functionality	HTTP list + download endpoints accessible; logs access events	Use Case 13	Appendix D3

ST 03	File download via browser	List loads ≤ 5 s; download begins ≤ 1 s	Use Case 14	Appendix D4
ST 04	Benchmark workflow	Tester can run full campaign safely with progress & summary	Use Case 07	Appendix D5
ST 05	Safety UX	Bulk erase requires explicit confirmation with a clear, irreversible warning	Use Case 12	Appendix D5

8.5 Blackbox Testcases

Black-box testing focuses on validating the external behaviour of the system without considering its internal implementation. Test cases are derived directly from the Functional Requirements (FR1–FR20), Use Cases (UC-01 to UC-15), and user-visible outputs such as benchmark results, CSV logs, reports, and dashboard interactions.

The goal is to verify that, given specific inputs, the system produces correct outputs, correct error messages, and observable behaviour that meets user expectations.

1. Black-Box Test Cases (Based on Functional Requirements)

Black-box testing validates the external behaviour of the system based solely on user-visible inputs and outputs. The following test cases are derived from the Functional Requirements (FR1–FR20) and relevant Use Cases (UC-01 to UC-15).

Each test case specifies the input, expected output, and objective pass criteria.

Below are structured black-box test cases mapped to your project's FRs.

8.5.1 BBT-01 - System Initialisation (FR1, UC-02)

Input:
User powers on Pico A with a microSD card inserted.

Expected Output:

- "SD card mounted" displayed
- "database.csv validated" or a clear error message
- Creation of logs file and SPI_Backup/ folder created
- System enters the Ready state

Pass Criteria:
The system boots without hangs and reports successful initialisation.

8.5.2 BBT-02 - JEDEC & SFDP Probe (FR3, UC-01)

Input:
Supported SPI flash chip connected at boot.

Expected Output:

- JEDEC ID printed
- SFDP table read successfully
- No timeout unless wiring is faulty

Pass Criteria:
Correct JEDEC and SFDP information is displayed.

8.5.3 BBT-03 - Read Operation (FR4, UC-03)

Input:
User performs a “Read Test” for a known address.

Expected Output:

- Duration shown in microseconds
- One CSV row appended
- “READ OK” displayed

Pass Criteria:
A valid timing result is printed, and the CSV log is updated.

8.5.4 BBT-04 - Program Operation (FR5, UC-04)

Input:
User performs “Program 256 B Test”.

Expected Output:

- “Program OK” displayed
- Timing result in milliseconds
- CSV row appended

Pass Criteria:
Write operation completes and is logged.

8.5.5 BBT-05 - Erase Operation (FR6, UC-05)

Input:
User performs a 4 KiB sector erase.

Expected Output:

- “Erase OK”
- Timing within expected range
- CSV row appended

Pass Criteria:
Erase completes and timing is visible.

8.5.6 BBT-06 - Benchmark Campaign (FR7, UC-07)

Input:
User triggers full benchmark sequence.

Expected Output:

- Visible progress over serial
- CSV file grows with each iteration
- Summary displayed at completion

Pass Criteria:
System completes all iterations without stalling.

8.5.7 BBT-07 - CSV Logging Durability (FR9, FR20, UC-06)

Input:
Run 10 operations → power-pull during logging.

Expected Output:

- CSV parses correctly
- No malformed lines
- At most one record lost

Pass Criteria:
CSV file remains structurally intact.

8.5.8 BBT-08 - Error Handling (FR11, UC-10)

Input:
Disconnect or fault the DUT's MISO line.

Expected Output:

- Error message ("Timeout", "I/O Error")
- Error recorded in CSV
- System does not crash

Pass Criteria:
System reports error cleanly and continues safely.

8.5.9 BBT-09 - Destructive-Action Confirmation (FR12)

Input:
User initiates bulk erase.

Expected Output:

- Clear irreversible warning
- "y/n" confirmation prompt
- If "n": cancel gracefully
- If "y": bulk erase begins

Pass Criteria:
No destructive action starts without explicit confirmation.

8.5.10 BBT-10 - Summary Generation (FR13)

Input:
Run benchmark with ≥100 records.

Expected Output:

- min / avg / max / std displayed
- Output formatted consistently each run

Pass Criteria:
Summary metrics appear and contain values.

8.5.11 BBT-11 - Forensic Analysis & Classification (FR14, FR15)

Input:
User selects "Generate Report".

Expected Output:

- Chip classified against database.csv
- Confidence score printed
- Report saved to root

Pass Criteria:
Report contains correct statistics and classification details.

8.5.12 BBT-12 - Dashboard Listing & Download (FR17–FR18, UC-13–UC-14)

Input:
Tester connects to Pico A's Wi-Fi AP and opens the dashboard IP (e.g., 192.168.4.1).

Expected Output:

- Dashboard shows list of files
- Page loads within ≤ 5 seconds
- Downloads begin within ≤ 1 second

Pass Criteria:
Files are listed and downloadable without errors.

8.5.13 BBT-13 - Network Setup (FR2, UC-15)

Input:
Pico A boots into Wi-Fi AP mode.

Expected Output:

- SSID broadcast
- DHCP assigns IP to client device
- Dashboard reachable

Pass Criteria:
Client connects to AP and loads dashboard successfully.

8.5.14 BBT-14 - Safety UX (FR12)

Input:
User attempts destructive function in Safe Mode.

Expected Output:

- Explanation that destructive functions are blocked
- Message instructing to enter Destructive Mode first

Pass Criteria:
Safe Mode correctly prevents destructive operations.

2. Black-Box Test Cases (Based on Non-Functional Requirements)

Black-box testing for non-functional requirements focuses on validating performance, durability, usability, and responsiveness of the system under realistic conditions.

Each test is directly mapped to the corresponding NFR target.

8.5.15 BBT-N01 - Timing Resolution (NFR1)

Input / Method:
Run repeated read operations while printing microsecond timings.

Expected Output:

- Timing values change in increments consistent with ≤ 1–3 µs resolution
- No "0 µs" or negative durations ever appear

Pass Criteria:
All measured durations show realistic microsecond-level variation with no invalid values.

8.5.16 BBT-N02 - Repeatability (NFR2)

Input / Method:
Execute the same read benchmark **10 times** under identical conditions.

Expected Output:

- Run-to-run coefficient of variation (CV) ≤ **5%**

Pass Criteria:
Results demonstrate stable, repeatable timing within tolerance.

8.5.17 BBT-N03 - Logging Overhead (NFR3)

Input / Method:
Measure read throughput with logging enabled vs disabled.

Expected Output:

- Throughput difference ≤ **10%** for block sizes ≥ 4 KB
- No operational delays or missed entries

Pass Criteria:
Logging does not cause excessive slowdown or jitter.

8.5.18 BBT-N04 - Capacity Handling (NFR4)

Input / Method:
Run benchmark campaigns until produced CSV logs exceed **10 MB**.

Expected Output:

- System remains responsive
- No memory exhaustion or task starvation
- Continuous stable logging

Pass Criteria:
Large CSV files stream correctly without crashing or slowing down the system.

8.5.19 BBT-N05 - Reliability Under Power Loss (NFR5)

Input / Method:
Perform active logging, then pull power abruptly.

Expected Output:

- CSV remains structurally valid
- At most **1 record lost**
- No corrupted or partial lines

Pass Criteria:
Log file integrity preserved to expected resilience level.

8.5.20 BBT-N06 - Usability (NFR6)

Input / Method:
Tester starts system from power-on and attempts to begin a benchmark.

Expected Output:

- Benchmark can be started within **≤ 5 steps**
- All messages displayed in clear, plain English

Pass Criteria:
User reaches benchmark execution smoothly and quickly.

8.5.21 BBT-N07 - Dashboard Responsiveness (NFR9)

Input / Method:
Connect to Pico A's Wi-Fi AP and access the dashboard via browser.

Expected Output:

- File list page loads within **≤ 5 seconds**
- Clicking a file starts download within **≤ 1 second**
- No broken or stalled requests

Pass Criteria:
Dashboard remains fast and responsive under typical conditions.

8.5.22 BBT-N08 - AP Stability & Wi-Fi Performance (Aligned to NFR10)

Input / Method:
Stress-test the Wi-Fi AP and dashboard during extended browsing, file downloads, and reconnect events.

Expected Output:

- AP remains active without dropping clients
- DHCP continues assigning valid IPs
- Dashboard remains accessible after reconnects

Pass Criteria:
Network layer remains stable under load and during reconnect cycles.

3. Black-Box Summary Table

The following table summarises all black-box tests derived from both Functional Requirements (FR) and Non-Functional Requirements (NFR).

Each test includes the mapped requirement, description, input, expected output, repeat count, and explicit pass criteria.

Test ID	Requirement	Test Description	Inputs	Expected Output	Repeat Count	Pass Criteria
BBT-01	FR1	System Initialisation	Power on Pico A with microSD	SD mounted, DB validated, folders created	15	System reaches Ready state without hang
BBT-02	FR3	JEDEC & SFDP Probe	Connect flash chip, power up	JEDEC ID + SFDP parameters detected	10	Correct chip information printed
BBT-03	FR4	Read Operation	Select “Read Test”	Timing (µs), CSV row added, “READ OK”	25	Valid timing + CSV updated
BBT-04	FR5	Program Operation	Program 256-byte page	“Program OK”, timing (ms), CSV row added	20	Log entry created, no errors

BBT-05	FR6	Erase Operation	Perform 4 KiB sector erase	“Erase OK”, timing 40–400 ms	15	Erase completes within expected range
BBT-06	FR7	Benchmark Campaign	Run full benchmark	Progress visible; CSV grows; summary printed	10	Full run completes without stalls
BBT-07	FR9, FR20	CSV Logging + Power Loss	Power-pull during logging	≤1 record lost; CSV parses; no corruption	5	CSV remains valid, ≤1 lost row
BBT-08	FR11	Error Handling	Disconnect MISO line	Error message + error row in CSV	10	System continues safely
BBT-09	FR12	Destructive-Action Guard	Trigger bulk erase	Explicit y/n confirmation prompt	5	Erase only after “y”
BBT-10	FR13	Summary Generation	Run >100 operations	min/avg/max/std printed correctly	15	All summary fields appear
BBT-11	FR14, FR15	Forensic Classification	Generate report	Classification result + confidence score	10	Report contains metrics + ID

BBT-12	FR17, FR18	Dashboard Listing & Download	Open dashboard (Pico AP)	List loads ≤5s; download ≤1s	15	Files listed & downloadable
BBT-13	FR2, UC-15	Network Setup	Pico A boots AP + DHCP	SSID visible; IP assigned; dashboard reachable	10	Stable AP connection
BBT-N01	NFR1	Timing Accuracy	Inspect timing values	µs-level changes; no invalid durations	25	Microsecond-resolution holds
BBT-N02	NFR2	Repeatability	Run same test 10×	CV ≤ 5%	20	Consistent timing
BBT-N03	NFR3	Logging Overhead	Compare with/without logging	Overhead ≤ 10%	10	Meets performance target
BBT-N04	NFR4	Capacity Handling	Grow CSV to ≥10 MB	System stable; no memory leaks	5	Logging remains stable
BBT-N05	NFR5	Reliability Under Power Loss	Power-off during write	≤1 lost row; CSV readable	15	Valid file, minimal loss
BBT-N06	NFR6	Usability	Cold boot → start	≤5 steps to launch	10	Meets usability target

			benchmark			
BBT-N07	NFR9	Dashboard Responsiveness	Load dashboard & download file	List ≤5s; download ≤1s	15	Dashboard responsive
BBT-N08	NFR10 (Adjusted)	AP Stability & Wi-Fi Robustness	Stress dashboard & reconnect	AP stable; no dropouts	10	Dashboard stays accessible

9. Traceability (Week 9 & Week 13)

This section shows how every requirement is implemented in the design and verified through testing. Each Functional Requirement (FR) and Non-Functional Requirement (NFR) is traced to:

- a design artefact (use case, pseudocode, module)
- one or more test cases (unit, integration, system, black-box)

This establishes a clear line of sight from requirement → design → verification.

9.1 Functional requirements mapping

Req ID	Requirement Summary	Design Reference	Test Reference
FR1	Platform initialisation: mount microSD, validate database.csv, prepare logs and reports	UC-02; Pseudocode: ConfigLoadAndValidate, DatabaseLoadAndValidate, OpenCsvIfNeeded	UT-06, IT-01, BBT-01

FR3	SPI Flash initialisation: probe JEDEC ID and SFDP	UC-01; Flash driver init path	UT-02, IT-01, BBT-02
FR4–FR6	Read, Program, and Erase operations with timing	UC-03, UC-04, UC-05	UT-03, UT-04, UT-05, IT-01, BBT-03–05
FR7	Benchmark campaign with warm-up, alignment, fixed SPI settings	UC-07; Benchmark controller pseudocode	IT-01, BBT-06
FR9	Stable CSV logging schema and rotation	UC-06; Logger design section; Pseudocode PC5	UT-06, BBT-07
FR12	Destructive-action guard (bulk erase confirmation)	UC-12; Safety-UX design	BBT-09, ST-05
FR13	On-device summaries (min/avg/max/std)	UC-07; Analysis module pseudocode PC6	UT-10, IT-03, BBT-10
FR14	Forensic analysis of chip metrics	UC-11; Analysis module	IT-03, BBT-11
FR15	Classification against baseline database	UC-11; Classification logic	IT-03, BBT-11
FR16	Generate compact report and store on microSD	UC-11; Report generator	IT-03, BBT-11

FR17–FR18	Host HTTP dashboard, list files, serve downloads	UC-13, UC-14; HTTP server module	UT-08, ST-03, ST-04, BBT-12
FR19	Serial status output (progress, ETA, errors)	CLI + Status Feed module	IT-01, BBT-06
FR20	File safety: ≤1 lost record after power loss	Logger rotation + sync design	UT-06, BBT-07

9.2 Non-functional requirements mapping

NFR Summary	Where Enforced in Design	How It Is Verified
Timing accuracy ≤1 µs, error ≤2%	High-resolution timer + fixed SPI settings	UT-01, timing logs in IT-01, BBT-N01
Repeatability: CV ≤5%	Benchmark controller with fixed plan/seed	BBT-N02 – repeated read tests
Logging overhead ≤10%	Non-blocking logger, buffered appends	BBT-N03 – throughput comparison
Capacity ≥100 rows/run & CSV ≥10 MB	Large-scale CSV logging + rotation	BBT-N04 – file grows to 10 MB
Reliability after power loss	Sync every ≤500 ms, safe rotation	UT-06, BBT-N05 – power-pull test

Usability: ≤5 steps to begin run	Structured CLI workflow	BBT-N06 – step count
Dashboard responsiveness	Lightweight HTTP server, chunked file send	UT-08, ST-03–04, BBT-N07
Wi-Fi AP stability (no drops)	AP + DHCP managed by Pico A	BBT-N08
Safety UX: explicit bulk erase confirmation	Bulk erase guard design	BBT-09, ST-05
Summary speed ≤10 s & report ≤200 KB	Analysis + report generator	UT-07, BBT-10–11

9.3 Coverage statement

All Functional Requirements (FR1–FR20) and Non-Functional Requirements (NFR1–NFR13) are fully traced to:

- design artefacts (use cases, statecharts, pseudocode blocks, module descriptions), and
- test artefacts (unit tests, integration tests, system tests, black-box tests).

Every requirement has:

- at least one design reference,
- at least one corresponding verification test, and
- clear acceptance criteria, including measurable timing bounds, error limits, durability guarantees, safety confirmations, and dashboard performance targets.

This ensures complete requirement-to-evidence alignment and confirms that validation covers all critical aspects of the system.

10. Compliance & Coding Rules (Week 13)

This section documents the coding standards, safety constraints, and compliance measures applied in the SPI Flash Performance Evaluation & Forensic Analysis firmware. It demonstrates how the implementation fulfils the Functional Requirements (FR) and Non-Functional Requirements (NFR) defined earlier in this report.

10.1 Coding Style, Naming and Module Structure

All firmware is written in C using:

- Raspberry Pi Pico SDK
- FatFs (microSD filesystem)
- lwIP (Wi-Fi + HTTP server via Pico W network stack)

The codebase is organised into modular components:

- flash_benchmark.c
- bench_read.c, bench_write.c, bench_erase.c
- sd_card.c
- report.c
- chip_db.c
- web/http_server.c
- main.c

Coding conventions followed:

Element	Convention	Example
Functions	snake_case	sd_append_to_file(), bench_read_run_suite()

Types / Structs	PascalCase	Series_t, Stats_t, DbRecord_t
Constants / Macros	UPPER_CASE	CSV_FILENAME, TARGET_ROWS, ADC_CHANNEL_TEMP
Files	One responsibility per .c/.h pair	e.g., sd_card.c handles all FatFS interactions

Example of macro and constant style from main.c:

```
/* Buttons */
#define BUTTON_PIN         20 // GP20 - run analysis
#define RESTORE_BUTTON_PIN 21 // GP21 - restore from backup

/* ADC (internal temp + VSYS/3 on ADC3 via GPIO29) */
#define ADC_TEMP_CHANNEL 4
#define ADC_VSYS_PIN     29
#define ADC_VSYS_CHANNEL 3
#define ADC_CONV         (3.3f / (1 << 12))
#define ADC_VSYS_DIV     3.0f

/* CSV / logging */
#define CSV_FILENAME       "RESULTS.CSV"
#define TARGET_ROWS        1000
#define MAX_TESTS_PER_PRESS 20
#define DEBOUNCE_DELAY_MS   50
#define HEARTBEAT_MS        30000
```

These conventions directly support NFR7 (Maintainability) by ensuring readability, consistency, and ease of modification.

10.2 Environmental Measurements and Forensic Tags

To support forensic differentiation and assumptions A10–A11 and A14, each benchmark run is tagged with:

- internal temperature (temp_C)
- internal VSYS voltage (voltage_V)
  via ADC channel sampling

These are gathered using lightweight helper functions in a shared module.

Both values are embedded into:

- every CSV log row
- the final forensic report
- dashboard display metadata

```c
static inline float get_internal_temperature(void)
{
    adc_select_input(ADC_TEMP_CHANNEL);
    uint16_t raw = adc_read();
    float v = raw * ADC_CONV;
    return 27.0f - (v - 0.706f) / 0.001721f;
}

static inline float get_supply_voltage(void)
{
    adc_select_input(ADC_VSYS_CHANNEL); // ADC3 on GPIO29 (VSYS/3)
    uint16_t raw = adc_read();
    return raw * ADC_CONV * ADC_VSYS_DIV; // ADC_CONV = 3.3/4096
}
```

These helpers are also exposed to the HTTP dashboard via:

```c
float http_get_temperature(void) { return get_internal_temperature(); }
float http_get_voltage(void)     { return get_supply_voltage();     }
```

This demonstrates compliance with the design requirement to tag runs with temp_C and voltage_V.

This satisfies the requirement for environmental tagging (FR9, FR13) and supports forensic comparison across runs.

10.3 CSV Schema, Logging Path and File Safety

The CSV schema is fixed and follows the **LogRecord** definition from Section *7.7 (PC2)*:

```
jedec_id,operation,block_size,address,elapsed_us,throughput_MBps,
run,temp_C,voltage_V,pattern,timestamp,notes
```

This header string is enforced in sd_card.c:

```
const char *header =
    "jedec_id,operation,block_size,address,elapsed_us,throughput_MBps,"
    "run,temp_C,voltage_V,pattern,timestamp,notes";
```



```
bool sd_append_to_file(const char *filename, const char *content)
{
    if (!sd_mounted)
    {
        printf("❌ SD card not mounted\n");
        return false;
    }

    // Less verbose logging for frequent operations
    if (strstr(filename, "RESULTS.CSV") != NULL)
    {
        printf("📄 Appending CSV row with Windows compatibility...\n");
    }

    FIL file;
    FRESULT fr = f_open(&file, filename, FA_OPEN_ALWAYS | FA_WRITE);
    if (fr != FR_OK)
    {
        printf("❌ Failed to open file for append (error: %d)\n", fr);
        return false;
    }

    /* … header check / header write omitted for brevity … */

    // Seek to end and append
    fr = f_lseek(&file, f_size(&file));
    /* … error checks … */

    UINT bytes_written = 0;
    size_t len = strlen(content);
    fr = f_write(&file, content, (UINT)len, &bytes_written);
    /* … error checks … */

    // Ensure CRLF line ending
    bool has_crlf = (len >= 2 && content[len - 2] == '\r' && content[len - 1] == '\n');
    if (!has_crlf)
    {
        const char *crlf = "\r\n";
        fr = f_write(&file, crlf, 2, &bytes_written);
        /* … error checks … */
    }

    fr = f_sync(&file);
    f_close(&file);
    /* … error checks … */
    sleep_ms(10); // help some cards settle

    return true;
}
```

Key implementation details:

- The schema is enforced when writing the header in sd_card.c.
- All benchmark modules (bench_read/write/erase.c) log through a single shared append helper to ensure consistency.
- f_sync() is called on each append, guaranteeing:
  - ≤ 1 record loss on sudden power loss (FR20, NFR5)
  - no malformed CSV rows
  - early flushes during long benchmarks

This provides strong compliance with FR9 (stable schema) and NFR3/NFR5 (low overhead, reliability).

10.4 Benchmark Logging and Throughput Calculation

All benchmark modules follow the same logic:

Latency measurement

- Captured using time_us_64()
- Provides ≤1 µs resolution (NFR1)
- Supports repeatability (NFR2)

Each benchmark module uses the same structure to log a row per operation. For example, in bench_read.c:

```
// CSV row
char row[256];
int len = snprintf(row, sizeof row,
                   "%s,%s,%u,0x%06X,%llu,%.6f,%d,%.2f,%.2f,%s,%s,%s",
                   jedec, "read", size_bytes, base_addr,
                   (unsigned long long)us, th,
                   (*p_run_no)++, tempC, vV,
                   "n/a", ts, note);

if (!sd_append_to_file(CSV_FILENAME, row))
    printf("❌ Failed to append RESULTS.CSV; continuing\n");
```

Where:

- us is the measured latency (µs) using time_us_64() (microsecond resolution → NFR1).
- th is throughput in MB/s computed from size_bytes and us.
- tempC and vV come from the ADC helpers above.
- note is a descriptive tag like read_bench_1_page@20MHz.

The helper notes_for_read() builds consistent tags:

```
static const char *notes_for_read(const char *label, uint32_t size_bytes)
{
    static char note_buf[64];

    const size_t cap = flash_capacity_bytes();
    if (label)
    {
        if (!strcmp(label, "1-byte") || size_bytes == 1)
            snprintf(note_buf, sizeof note_buf, "read_bench_1_byte");
        else if (!strcmp(label, "1-page") || size_bytes == FLASH_PAGE_SIZE)
            snprintf(note_buf, sizeof note_buf, "read_bench_1_page");
        /* … other sizes like 1-sector, 32k, 64k, wholechip … */
        else
            snprintf(note_buf, sizeof note_buf,
                     "read_bench_%u_bytes", (unsigned)size_bytes);
    }
    /* … appends "@<MHz>" when SPI frequency is known … */

    return note_buf;
}
```

This matches the report's requirement for stable schemas and descriptive notes to support forensic analysis.

```c
static const char *notes_for_read(const char *label, uint32_t size_bytes)
{
    static char note_buf[64];

    const size_t cap = flash_capacity_bytes();
    if (label)
    {
        if (!strcmp(label, "1-byte") || size_bytes == 1)
            snprintf(note_buf, sizeof note_buf, "read_bench_1_byte");
        else if (!strcmp(label, "1-page") || size_bytes == FLASH_PAGE_SIZE)
            snprintf(note_buf, sizeof note_buf, "read_bench_1_page");
        /* … other sizes like 1-sector, 32k, 64k, wholechip … */
        else
            snprintf(note_buf, sizeof note_buf,
                     "read_bench_%u_bytes", (unsigned)size_bytes);
    }
    /* … appends "@<MHz>" when SPI frequency is known … */

    return note_buf;
}
```

Throughput calculation

throughput_MBps = (size_bytes / us_elapsed) × (1e6 / (1024×1024))

Environmental values embedded:

- temp_C, voltage_V

Notes and tagging

Each operation includes a descriptive tag, e.g.:

read_4096B_20MHz
write_256B_patternFF
erase_sector_4K

This ensures logs and reports are self-describing, supporting FR13–FR16 and forensic comparability.

10.5 Safety, Destructive Actions and User Confirmation

To fully comply with FR12 (Destructive-Action Guard) and NFR12 (Safety UX), all destructive functions require explicit confirmation.

Guarded operations include:

- Page-program (write)
- Sector/block erase
- Bulk/whole-chip erase
- Entering “Destructive Mode”

The mechanism:

- The user is presented with a clear warning message.
- A generic "yes/no" confirmation helper runs in main.c.
- Only on "y" does the operation proceed.

The generic yes/no confirmation helper in main.c:

```c
static bool prompt_yes_no(const char *question)
{
    input_flush();
    for (;;)
    {
        printf("%s (y/n): ", question);
        fflush(stdout);
        char raw[8] = {0};

        // gap-terminated reader (lowercases + trims)
        if (!read_command_gap_terminated(raw, sizeof raw))
        {
            // no token yet → loop until we get y/n
            continue;
        }

        if (raw[0] == 'y')
        {
            printf("y\n");
            return true;
        }
        if (raw[0] == 'n')
        {
            printf("n\n");
            return false;
        }

        printf("Please type 'y' or 'n'.\n");
    }
}
```

This is used before destructive flows, for example:

- To confirm entering “destructive” mode in the CLI menu.
- To confirm running heavy erase campaigns (e.g. 100× whole-chip erase) in bench_erase.

This behaviour matches the design description for destructive safety checks and clear user warnings in Sections 7.4 and 8.4 (ST05).

10.6 Report Generation, Database and Analysis

The report and database modules implement the full forensic workflow described in **Sections 7.7–7.8**.

Database (datasheet.csv):

Schema includes:

- Chip vendor
- Model
- JEDEC ID
- Reference timings (read/write/erase)
- Block/sector sizes
- Typical operation latencies

Example of the database record schema in report.c:

```c
typedef struct
{
    char jedec_norm[7];   // "BF2641"
    char chip_model[64];
    char company[48];
    char family[48];
    int  capacity_mbit;   // -1 if N/A

    // Datasheet timing / speed
    float typ_4k_ms;      // typical 4KB sector erase (ms)
    float typ_32k_ms;     // typical 32KB block erase (ms)
    float typ_64k_ms;     // typical 64KB block erase (ms)
    float max_page_prog_ms;
    float max_chip_erase_s;
    float max_read_mhz;
} db_record_t;
```

Report generation includes:

- summarised timing statistics (min/avg/max/std)
- environmental tags (temp, voltage)
- inferred chip classification with confidence score
- output to .csv

This satisfies:

- FR13–FR16 (analysis, classification, reporting)
- NFR13 (summary for >1000 rows under 10s)

This realises FR14–FR15 (Forensic analysis and classification) and NFR13 (Fast summaries) as described in the design.

10.7 Overall Compliance Summary

The implementation is consistent with the design and meets all major requirements:

Coding Standards

- Modular structure + naming conventions → NFR7 (Maintainability)

Timing and Repeatability

- High-resolution timer path → NFR1, NFR2

Logging and CSV Handling

- Stable schema, header enforcement → FR9, NFR8
- f_sync + rotation → FR20, NFR5

Safety

- Explicit confirmation for destructive actions → FR12, NFR12

Analysis and Reporting

- Efficient summary and classification → FR13–FR16, NFR9, NFR13

Dashboard and HTTP Server (on Pico A)

- Serves file list + downloads → FR17, FR18
- Responsive in ≤5 seconds → NFR9

Together, these demonstrate complete alignment between the requirements, the architecture, and the final firmware implementation.

11. Review Checklists (Week 13)

This section provides structured review checklists used to validate the firmware before final submission. The checklists help ensure that all functional behaviour, non-functional guarantees, code quality requirements, safety rules, and documentation expectations have been met.

Each checklist can be used during code walkthroughs, peer reviews, and final verification.

11.1 Functional Requirements Review Checklist

Item	Check	Status
FR1	microSD mounts on boot and database.csv validation is enforced	☑
FR3	JEDEC ID and SFDP table successfully probed for DUT	☑
FR4	Read operation logs correct timing and CSV row	☑
FR5	Program operation logs correct timing and CSV row	☑
FR6	Erase operation performs correctly with valid timing	☑
FR7	Benchmark campaign executes warm-up + fixed SPI settings	☑
FR9	CSV schema enforced and consistent across modules	☑
FR12	Destructive operations require explicit confirmation	☑
FR13	min/avg/max/std summary correctly generated	☑
FR14	Forensic metrics aggregated correctly	☑
FR15	Classification against datasheet.csv works	☑
FR16	Compact report generated and stored in /reports	☑
FR17	HTTP server lists files correctly	☑
FR18	Dashboard serves downloads correctly	☑

FR19	Serial output shows progress/errors	☑
FR20	Logger survives power loss with ≤ 1 lost record	☑

11.2 Non-Functional Requirements Review Checklist

NFR	Check	Status
NFR1	Timing resolution ≤ 1 µs, error ≤ 2%	☑
NFR2	Run-to-run variability CV ≤ 5%	☑
NFR3	Logging overhead ≤ 10% for ≥ 4 KB operations	☑
NFR4	CSV logs grow beyond 10 MB without failure	☑
NFR5	Power-loss durability validated (≤1 lost row)	☑
NFR6	Benchmark can be started within ≤5 user steps	☑
NFR7	Code modularity, naming, and documentation enforced	☑
NFR8	CSV files are stable, UTF-8, comma-separated	☑
NFR9	Dashboard loads ≤5s and downloads ≤1s	☑
NFR10	Pico A AP stable during extended usage	☑
NFR12	Bulk erase safety warnings clear and confirmed	☑

NFR13	Report summary generated in ≤10 seconds	☑

11.3 Code Quality & Maintainability Checklist

Area	Check	Status
Naming conventions	snake_case, PascalCase, UPPER_CASE followed	☑
Modularity	One responsibility per .c/.h file	☑
Comments	Functions/modules documented clearly	☑
Reusability	Common helpers reused (e.g., CSV append, ADC helpers)	☑
Error handling	All critical paths checked and handled	☑
Magic numbers	Replaced with constants/macros	☑
Includes	No circular dependencies, clean header boundaries	☑
Memory use	No heap misuse; stack usage predictable	☑
Concurrency	No blocking on Core 0; shared buffers thread-safe	☑

11.4 Safety & UX Checklist

Requirement	Check	Status

Destructive operations	Always require “y/n” confirmation	☑
Safe Mode	Blocks destructive actions entirely	☑
Error messages	Clear, plain-English guidance displayed	☑
Progress reporting	Visible during benchmark run	☑
Shutdown safety	Graceful handling of power loss	☑
Dashboard UX	Files clearly listed and downloadable	☑

11.5 Testing Completeness Checklist

Category	Check	Status
Unit tests	UT-01 → UT-08 executed and validated	☑
Integration tests	IT-01, IT-02, IT-03 validated	☑
System tests	ST-01 → ST-05 validated	☑
Black-Box (FR) tests	BBT-01 → BBT-14 passing	☑
Black-Box (NFR) tests	BBT-N01 → BBT-N08 passing	☑
Evidence captured	Screenshots, logs, CSV segments archived	☑
Traceability	All FR/NFR linked to design + tests	☑

Backup & Restore	All Backup & Restore of Microchip have been tested and verified	☑

12. Sign-off (Week 13)

This section records the formal acceptance of the SPI Flash Performance Evaluation & Forensic Analysis system at the end of Week 13.
Sign-off confirms that all Functional Requirements (FR1–FR20), Non-Functional Requirements (NFR1–NFR13), testing activities, design artefacts, and compliance measures have been reviewed and meet the expected standards for project completion.

The sign-off process ensures that:

- The implemented behaviour matches the design and requirements.
- All tests (unit, integration, system, black-box) have passed or acceptable deviations are documented.
- Safety mechanisms and destructive-action protections are fully operational.
- Documentation (design, test logs, traceability, reports) is complete and accurate.
- The project is ready for final submission and demonstration.

12.1 Acceptance Conditions

The project is considered ready for sign-off when all the following are satisfied:

Functional Completion

- All FR1–FR20 implemented and verified through tests.
- Benchmark pipeline (read/program/erase) stable across repeated runs.
- Report generation and forensic classification produce correct outputs.
- Dashboard (HTTP server) lists and serves files without failure.

Non-Functional Validation

- Timing accuracy ≤ 2% and jitter within specification.

- Logging overhead ≤10% for ≥ 4 KiB operations.
- CSV durability validated under abrupt power loss.
- Dashboard responsiveness (≤ 5 s load, ≤ 1 s download start).
- Safety warnings and destructive-action guards fully enforced.

Testing Completion

- All UT, IT, ST, and BBT tests completed.
- Evidence files (CSV samples, timing logs, screenshots) archived.
- Traceability matrix fully populated and validated.

Documentation Completion

- Architecture, design, data paths, scheduling, error handling documented.
- Compliance section completed with code excerpts.
- Review checklists filled and confirmed.

12.2 Team Work Distribution & Sign-Off Table

Name	Work Load & Distribution
Muahammad Saad Bin Hadi (*******)	1. HTTP Dashboard Server & File Download 2. Wifi AP & DHCP 3. Erase Operation 4. Embedded System Project Report
Muhammad Nafis Bin Mohammad Idris (*******)	1. MicroChip Flash Backup 2. MicroChip Flash Restore 3. Benchmark Operation 4. Embedded System Project Report
Muhd Wafiyuddin Bin Abdul Rahman (*******)	1. Write Operation 2. MicroChip Flash Driver Operation 3. CSV Logging & Report generation 4. Embedded System Project Report
Mohamed Shifan Bin Mohamed Ismail (*******)	1. Error Handling 2. Menu System 3. Read Operation 4. Embedded System Project Report

Adil Amr Bin Qamaruzzaman (*******)	1. MicroSD Handling & Operation 2. Data Aggregation & Statistics 3. Database Handler 4. Embedded System Project Report

12.3 Final Acceptance Statement

The team has confirmed that:

The system has been fully reviewed against the documented requirements and design. All mandatory tests have been executed and passed, evidence has been captured, and the implementation complies with the functional and non-functional specifications defined in this report. The project is accepted as complete for Week 13 submission.

13. Appendices (Week 13)

A. Pseudocodes

A1. Constant (Units)

```
SET MAX_RETRY TO 3
SET RETRY_BACKOFF_MS TO "50..100 × attempt"
SET SYNC_INTERVAL_MS TO 500
SET ROTATION_THRESHOLD_KiB TO 512
SET UPLOAD_TIMEOUT_MS TO 1500
SET DASHBOARD_RENDER_TARGET_S TO 5
SET MAX_REPORT_SIZE_KB TO 200
```

A2. Data Records (Conceptual)

```
DEFINE LogRecord AS

Jedec_id, operation, block_size, address, elapsed_us, throughput_MBps,
run, temp_C, voltage_V, pattern, timestamp,notes

END DEFINE
```

A3. System Bring-UP and Orchestration

```
PROCEDURE SystemMain()

  CALL ConfigLoadAndValidate()

  CALL NetworkJoinAndDiscovery()

  CALL DatabaseLoadAndValidate()

  CALL HardwareProbeAndReady()          // SPI flash, SD mount,
free-space check

  CALL OpenNewCsvIfNeeded()

  PARALLEL START Task_LoggerWorker()

  PARALLEL START Task_StatusFeed()

  PARALLEL START Task_NetworkAutoReconnect()

  PARALLEL START Task_HealthMonitor()

  CALL RunBenchmark(PLAN, SEED)         // blocks until run completes

  PARALLEL START Task_PostRunPipeline()// analysis → report →
upload

END PROCEDURE
```

A4. Benchmarking

```
PROCEDURE RunBenchmark(PLAN, SEED)
  SET SPI mode and clock according to PLAN (fixed for entire run)
  SET data pattern seed TO SEED
  IF PLAN requires warm-up THEN PERFORM warm-up sequence
  FOR EACH GROUP IN PLAN.groups DO
    SET ADDR TO GROUP.start_address
    FOR i FROM 1 TO GROUP.repeats DO
      SET T_start_us TO current time in microseconds

      IF GROUP.operation IS "READ" THEN
        ISSUE read operation of GROUP.size_B at ADDR
      ELSE IF GROUP.operation IS "PROGRAM" THEN
        PREPARE data buffer of GROUP.size_B using pattern
        ISSUE program operation at ADDR
      ELSE IF GROUP.operation IS "ERASE" THEN
        ISSUE erase operation with GROUP.erase_granularity at ADDR
      END IF

      IF result IS timeout OR result IS io_error THEN
```

```
      SET result TO RetryPolicy(GROUP.operation, ADDR,
GROUP.size_B)
    END IF

    SET T_elapsed_us TO (current time in microseconds) - T_start_us
    SET throughput_MBps TO (GROUP.size_B / T_elapsed_us) × 10^-6

    CREATE log_rec AS LogRecord with all fields populated
    ENQUEUE log_rec to logging buffer (non-blocking)

    UPDATE per-group statistics (min, average, max, standard deviation)
with T_elapsed_us
    SET ADDR TO next address per alignment/stride rule
   END FOR
  END FOR

  WRITE run.json (plan, seed, environment tags, schema version)
  SIGNAL "RUN_COMPLETE"
END PROCEDURE



FUNCTION RetryPolicy(OPERATION, ADDRESS, SIZE_B)
  FOR attempt FROM 1 TO MAX_RETRY DO
```

```
    WAIT (RETRY_BACKOFF_MS)
    RE-ISSUE OPERATION at ADDRESS with SIZE_B
    IF result IS success THEN
      RETURN success
    END IF
  END FOR
  RETURN failure
END FUNCTION
```

A5. Logging (CSV append, sync, rotate)

```
TASK Task_LoggerWorker()
  SET bytes_since_rotate TO 0
  LOOP FOREVER
    DEQUEUE up to N log records into batch
    FOR EACH record IN batch DO
    APPEND record to CSV
      SET bytes_since_rotate TO bytes_since_rotate + row_size
    END FOR

    IF time since last sync IS AT LEAST SYNC_INTERVAL_MS OR batch
size IS N THEN
```

```
    SYNC file   // bounds data-at-risk to ≤ 1 record on sudden power loss
  END IF


  IF bytes_since_rotate IS AT LEAST (ROTATION_THRESHOLD_KiB
× 1024) THEN
    ROTATE file (keep handle-swap critical section ≤ 50 microseconds)
    SET bytes_since_rotate TO 0
  END IF
END LOOP
END TASK
```

A6. Analysis, Report and Uploads

```
TASK Task_PostRunPipeline()
  WAIT until "RUN_COMPLETE" is signalled
SET metrics TO ComputeSummariesFromCsv()        // min/avg/max/std;
throughput stats
  SET features TO BuildFeatureVector(metrics)   // e.g., key latencies,
CVs, sizes
  SET classification TO MatchAgainstDatabase(features)  // id +
confidence
  SET report_path TO BuildCompactReport(metrics, classification) //
HTML/JSON ≤ MAX_REPORT_SIZE_KB

  SET attempts TO 0
  REPEAT
    SET attempts TO attempts + 1
    SET ok TO TryUploadToDashboard(report_path,
UPLOAD_TIMEOUT_MS)
    IF ok IS TRUE THEN
```

```
    RECORD "Upload ACK received"
    EXIT
  END IF
  IF attempts IS AT LEAST MAX_RETRY THEN
    QUEUE report for later retry
    EXIT
  END IF
  WAIT 1.0 second (or exponential back-off)
 UNTIL done
END TASK
```

A7. Network Join & Discovery

```
PROCEDURE NetworkJoinAndDiscovery()
 READ SSID and PSK from config
 ATTEMPT to join Wi-Fi network
 IF captive portal or client isolation suspected THEN
 DISPLAY guidance to user and mark network as degraded
 END IF
 DETERMINE dashboard IP:
  IF static IP present in config THEN USE it
  ELSE TRY simple discovery (broadcast/MDNS) THEN cache result
END PROCEDURE


TASK Task_NetworkAutoReconnect()
 LOOP FOREVER
  IF link is down OR DHCP lease expired THEN
    RETRY join with back-off
  END IF
  SLEEP 1 second
 END LOOP
END TASK
```

A8. Dashboard Server (Pico A)

```
TASK DashboardServer()
  ON HTTP POST "/upload":
    IF payload size ≤ MAX_REPORT_SIZE_KB × 1024 THEN
      STORE file; RETURN 200 with "ACK"
    ELSE
      RETURN 413 "Payload Too Large"
    END IF

  ON HTTP GET "reports":
    RENDER simple list of available reports (target render ≤
DASHBOARD_RENDER_TARGET_S)

  ON HTTP GET "download?f=NAME":
    IF file exists THEN stream bytes; ELSE RETURN 404
END TASK
```

A9. Safety, UX and Health

```
PROCEDURE RequestBulkErase()
  DISPLAY "This action permanently erases the chip. Proceed? (Y/N)"
  IF user confirms THEN
    EXECUTE bulk erase with progress and WIP polling
  ELSE
    DISPLAY "Bulk erase cancelled"
  END IF
END PROCEDURE


TASK Task_StatusFeed()
  LOOP WHILE benchmark running
    DISPLAY run_id, current_group, operation,
            completed_count "/" planned_count,
            estimated_time_remaining, error_count
    SLEEP 1 second
```

```
  END LOOP
END TASK


TASK Task_HealthMonitor()
  LOOP FOREVER
    CHECK ring buffer occupancy; WARN if above 80%
    CHECK SD free space; WARN if below 10 MB
    CHECK temperature/supply if available; TAG next records
    KICK watchdog
    SLEEP 1 second
  END LOOP
END TASK


PROCEDURE ConfigLoadAndValidate()
  LOAD config.json
  IF missing keys OR out-of-range values THEN
  APPLY safe defaults and DISPLAY a single warning
  END IF
END PROCEDURE


PROCEDURE DatabaseLoadAndValidate()
  LOAD database.csv
  IF headers/schema invalid OR file missing THEN
    DISPLAY "Classification unavailable until database is fixed"
  END IF
END PROCEDURE


PROCEDURE HardwareProbeAndReady()
  MOUNT microSD; VERIFY free-space ≥ 10 MB
  PROBE SPI flash (JEDEC/SFDP); CACHE page/erase sizes; VERIFY
ready
END PROCEDURE


PROCEDURE OpenNewCsvIfNeeded()
```

```
  IF current CSV absent OR closed THEN
  OPEN CSV and WRITE header row
  END IF
END PROCEDURE
```

B. Unit Test results

B1. Timer quality

```
Bps,run,temp_C,voltage_V,pattern,timestamp,
-28 00:00:56,erase_bench_1_sector_prefilled
5-09-28 00:00:57,erase_bench_1_sector_prefi
-28 00:00:57,erase_bench_1_sector_prefilled
-28 00:00:57,erase_bench_1_sector_prefilled
-28 00:00:58,erase_bench_1_sector_prefilled
-28 00:00:58,erase_bench_1_sector_prefilled
5-09-28 00:00:59,erase_bench_1_sector_prefi
-28 00:00:59,erase_bench_1_sector_prefilled
-28 00:01:00,erase_bench_1_sector_prefilled
9-28 00:01:00,erase_bench_1_sector_prefille
9-28 00:01:01,erase_bench_1_sector_prefille
```

B2. JEDEC and SFDP probe

detected_j	chip_mode	chip_famil	company	capacity_n	capacity_b	meas_eras	db_typ_era	erase4k_w	erase4k_cl	meas_eras	db_typ_era	e
BF2641	SST26VF0:	SST26VF	SST	16	2097152	18.16	18	yes	EF7016/C8	NA	18	N

B3. Read path timing

```
---- Sent utf8 encoded message: "summary" ----

=== READ-only benchmark summary ===
Flash SPI SCK: 8.93 MHz
(latency: microseconds  |  throughput: MB/s (from avg latency))

--- size: 1-byte (1 bytes)
n=100 | avg=26.7 µs | p25=26 µs | p50=27 µs | p75=27 µs |
min=24 µs | max=31 µs | std=1.16 µs | MB/s(avg)=0.04

--- size: 1-page (256 bytes)
n=100 | avg=297.8 µs | p25=297 µs | p50=297 µs | p75=298 µs |
min=295 µs | max=338 µs | std=4.18 µs | MB/s(avg)=0.82

--- size: 1-sector (4096 bytes)
n=100 | avg=4383.2 µs | p25=4383 µs | p50=4383 µs | p75=4384 µs |
min=4380 µs | max=4385 µs | std=1.04 µs | MB/s(avg)=0.89

--- size: 32k-block (32768 bytes)
n=100 | avg=34956.0 µs | p25=34955 µs | p50=34955 µs | p75=34956 µs |
min=34953 µs | max=34998 µs | std=4.47 µs | MB/s(avg)=0.89

--- size: 64k-block (65536 bytes)
n=100 | avg=69894.6 µs | p25=69893 µs | p50=69894 µs | p75=69895 µs |
min=69891 µs | max=69932 µs | std=4.03 µs | MB/s(avg)=0.89

--- end of summary ---

SD mounted. Type a command then press Enter (read | write | erase | summary | quit).

> |
```

```
jedec_id,operation,block_size,address,elapsed_us,throughput_MBps,run,temp_C,voltage_V,pattern,timestamp,notes
BF 26 41,read,1,0x000000,31,0.031,1,31.82,0.09,n/a,2025-09-28 00:00:37,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,29,0.033,2,31.35,0.09,n/a,2025-09-28 00:00:37,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,3,30.88,0.09,n/a,2025-09-28 00:00:38,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,4,30.42,0.10,n/a,2025-09-28 00:00:38,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,28,0.034,5,30.42,0.09,n/a,2025-09-28 00:00:38,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,25,0.038,6,30.88,0.10,n/a,2025-09-28 00:00:38,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,28,0.034,7,30.42,0.10,n/a,2025-09-28 00:00:39,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,8,30.88,0.10,n/a,2025-09-28 00:00:39,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,9,30.42,0.09,n/a,2025-09-28 00:00:39,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,10,30.88,0.09,n/a,2025-09-28 00:00:39,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,11,30.88,0.09,n/a,2025-09-28 00:00:40,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,12,30.42,0.09,n/a,2025-09-28 00:00:40,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,13,30.88,0.10,n/a,2025-09-28 00:00:40,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,29,0.033,15,31.35,0.10,n/a,2025-09-28 00:00:41,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,16,31.35,0.09,n/a,2025-09-28 00:00:41,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,28,0.034,17,31.35,0.09,n/a,2025-09-28 00:00:41,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,25,0.038,18,30.42,0.10,n/a,2025-09-28 00:00:41,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,19,30.88,0.09,n/a,2025-09-28 00:00:42,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,20,30.42,0.09,n/a,2025-09-28 00:00:42,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,21,30.88,0.10,n/a,2025-09-28 00:00:42,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,22,31.35,0.10,n/a,2025-09-28 00:00:42,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,25,0.038,23,31.35,0.10,n/a,2025-09-28 00:00:43,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,24,30.42,0.10,n/a,2025-09-28 00:00:43,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,25,30.88,0.09,n/a,2025-09-28 00:00:43,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,26,30.88,0.09,n/a,2025-09-28 00:00:43,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,24,0.040,27,31.82,0.09,n/a,2025-09-28 00:00:44,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,28,0.034,28,30.88,0.10,n/a,2025-09-28 00:00:44,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,29,31.35,0.10,n/a,2025-09-28 00:00:44,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,30,31.35,0.10,n/a,2025-09-28 00:00:44,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,28,0.034,31,30.88,0.10,n/a,2025-09-28 00:00:45,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,32,31.35,0.09,n/a,2025-09-28 00:00:45,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,33,30.42,0.09,n/a,2025-09-28 00:00:45,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,34,31.82,0.09,n/a,2025-09-28 00:00:45,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,25,0.038,35,30.42,0.09,n/a,2025-09-28 00:00:46,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,36,30.88,0.09,n/a,2025-09-28 00:00:46,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,27,0.035,37,30.88,0.10,n/a,2025-09-28 00:00:46,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,25,0.038,38,31.35,0.09,n/a,2025-09-28 00:00:46,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,28,0.034,39,31.35,0.10,n/a,2025-09-28 00:00:47,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,26,0.037,40,30.88,0.09,n/a,2025-09-28 00:00:47,read_bench_1_byte@9MHz
BF 26 41,read,1,0x000000,28,0.034,41,30.88,0.10,n/a,2025-09-28 00:00:47,read_bench_1_byte@9MHz
```

B4. Program path timing

```
=== WRITE benchmark summary ===
Flash SPI SCK: 8.93 MHz
(latency: microseconds  |  throughput: MB/s (from avg latency))

--- size: 1-byte (1 bytes)
n=100 | avg=5479.4 µs | p25=1060 µs | p50=3569 µs | p75=9099 µs |
min=45 µs | max=18162 µs | std=4984.11 µs | MB/s(avg)=0.00

--- size: 1-page (256 bytes)
n=100 | avg=7211.7 µs | p25=2343 µs | p50=5361 µs | p75=12403 µs |
min=330 µs | max=18440 µs | std=5481.57 µs | MB/s(avg)=0.03

--- size: 1-sector (4096 bytes)
n=100 | avg=38519.8 µs | p25=33873 µs | p50=38149 µs | p75=43178 µs |
min=28084 µs | max=50221 µs | std=5771.37 µs | MB/s(avg)=0.10

--- size: 32k-block (32768 bytes)
n=100 | avg=266150.9 µs | p25=260757 µs | p50=266796 µs | p75=273085 µs |
min=239623 µs | max=287929 µs | std=10732.89 µs | MB/s(avg)=0.12

--- size: 64k-block (65536 bytes)
n=100 | avg=534299.9 µs | p25=524510 µs | p50=535076 µs | p75=543629 µs |
min=499352 µs | max=562750 µs | std=13738.14 µs | MB/s(avg)=0.12

--- end of summary ---
```

250	BF 26 41	write	4096	0x000000	36096	0.13	249	30.88	0.09	increment	######## write_bench_1_sector@9MHz_incremental
251	BF 26 41	write	4096	0x000000	31102	0.126	250	30.42	0.09	increment	######## write_bench_1_sector@9MHz_incremental
252	BF 26 41	write	4096	0x000000	42169	0.093	251	31.35	0.09	increment	######## write_bench_1_sector@9MHz_incremental
253	BF 26 41	write	4096	0x000000	28087	0.139	252	31.35	0.09	increment	######## write_bench_1_sector@9MHz_incremental
254	BF 26 41	write	4096	0x000000	37142	0.105	253	31.35	0.09	increment	######## write_bench_1_sector@9MHz_incremental
255	BF 26 41	write	4096	0x000000	41161	0.095	254	30.88	0.09	increment	######## write_bench_1_sector@9MHz_incremental
256	BF 26 41	write	4096	0x000000	33117	0.118	255	30.88	0.09	increment	######## write_bench_1_sector@9MHz_incremental
257	BF 26 41	write	4096	0x000000	46194	0.085	256	30.88	0.1	increment	######## write_bench_1_sector@9MHz_incremental
258	BF 26 41	write	4096	0x000000	28085	0.139	257	30.42	0.1	increment	######## write_bench_1_sector@9MHz_incremental
259	BF 26 41	write	4096	0x000000	31104	0.126	258	31.35	0.1	increment	######## write_bench_1_sector@9MHz_incremental
260	BF 26 41	write	4096	0x000000	46194	0.085	259	30.42	0.1	increment	######## write_bench_1_sector@9MHz_incremental
261	BF 26 41	write	4096	0x000000	39151	0.1	260	30.88	0.09	increment	######## write_bench_1_sector@9MHz_incremental
262	BF 26 41	write	4096	0x000000	41165	0.095	261	30.42	0.09	increment	######## write_bench_1_sector@9MHz_incremental
263	BF 26 41	write	4096	0x000000	45189	0.086	262	31.35	0.09	increment	######## write_bench_1_sector@9MHz_incremental
264	BF 26 41	write	4096	0x000000	39152	0.1	263	30.42	0.09	increment	######## write_bench_1_sector@9MHz_incremental
265	BF 26 41	write	4096	0x000000	45190	0.086	264	30.42	0.09	increment	######## write_bench_1_sector@9MHz_incremental
266	BF 26 41	write	4096	0x000000	31103	0.126	265	31.35	0.09	increment	######## write_bench_1_sector@9MHz_incremental
267	BF 26 41	write	4096	0x000000	42172	0.093	266	31.35	0.1	increment	######## write_bench_1_sector@9MHz_incremental
268	BF 26 41	write	4096	0x000000	45196	0.086	267	31.82	0.1	increment	######## write_bench_1_sector@9MHz_incremental
269	BF 26 41	write	4096	0x000000	34126	0.114	268	31.35	0.1	increment	######## write_bench_1_sector@9MHz_incremental
270	BF 26 41	write	4096	0x000000	38148	0.102	269	30.88	0.09	increment	######## write_bench_1_sector@9MHz_incremental
271	BF 26 41	write	4096	0x000000	47204	0.083	270	30.42	0.09	increment	######## write_bench_1_sector@9MHz_incremental
272	BF 26 41	write	4096	0x000000	41166	0.095	271	30.88	0.1	increment	######## write_bench_1_sector@9MHz_incremental
273	BF 26 41	write	4096	0x000000	36136	0.108	272	30.42	0.1	increment	######## write_bench_1_sector@9MHz_incremental

B5. Erase path timing

```
=== ERASE benchmark summary ===
Flash SPI SCK: 8.93 MHz
(latency: microseconds  |  throughput: MB/s (bytes erased / time))

--- size: 1-sector (4096 bytes)
n=100 | avg=18144.4 µs | p25=18143 µs | p50=18144 µs | p75=18145 µs |
min=18139 µs | max=18164 µs | std=2.67 µs | MB/s(avg)=0.22

--- size: 32k-block (32768 bytes)
n=100 | avg=145081.5 µs | p25=145080 µs | p50=145082 µs | p75=145083 µs |
min=145076 µs | max=145090 µs | std=2.47 µs | MB/s(avg)=0.22
```

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P
jedec_id	operation	block_size	address	elapsed_u	throughput	run	temp_C	voltage_V	pattern	timestamp	notes				
BF 26 41	erase	4096	0x000000	18164	0.215	1	31.82	0.09	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18148	0.215	2	30.88	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18144	0.215	3	30.42	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18141	0.215	4	29.95	0.09	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18146	0.215	5	31.35	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18145	0.215	6	31.35	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18142	0.215	7	30.42	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18144	0.215	8	30.42	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18142	0.215	9	30.42	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18144	0.215	10	30.42	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18142	0.215	11	30.88	0.09	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18144	0.215	12	30.88	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18144	0.215	13	30.42	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18143	0.215	14	30.42	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18144	0.215	15	30.42	0.09	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18143	0.215	16	30.88	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18145	0.215	17	30.42	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				
BF 26 41	erase	4096	0x000000	18145	0.215	18	31.35	0.1	n/a	########	erase_bench_1_sector_prefilled@9MHz				

B6. CSV logger durability

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
jedec_id	operation	block_size	address	elapsed_us	throughput	run	temp_C	voltage_V	pattern	timestamp	notes			
BF 26 41	read	1	0x000000	31	0.031	1	31.82	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	2	30.42	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	28	0.034	3	30.42	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	4	30.88	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	5	31.35	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	28	0.034	6	30.88	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	28	0.034	7	30.42	0.1	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	28	0.034	8	30.42	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	9	30.88	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	25	0.038	10	30.42	0.1	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	29	0.033	11	31.35	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	28	0.034	12	31.35	0.1	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	28	0.034	13	30.88	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	14	30.88	0.1	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	26	0.037	15	30.88	0.1	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	16	30.42	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	28	0.034	17	30.42	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	18	30.42	0.1	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	26	0.037	19	31.35	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	20	30.42	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	25	0.038	21	30.88	0.09	n/a	########	read_bench_1_byte@9MHz			
BF 26 41	read	1	0x000000	27	0.035	22	30.88	0.09	n/a	########	read_bench_1_byte@9MHz			

B7. Report size contract



B8. HTTP endpoints (W9)



B9. HTTP endpoints (W13)

C. Integration tests

C1. IT 01

```
--- size: 1-byte (1 bytes)
n=100 | avg=17.4 µs | p25=17 µs | p50=17 µs | p75=18 µs |
min=16 µs | max=27 µs | std=1.19 µs | MB/s(avg)=0.06

--- size: 1-page (256 bytes)
n=100 | avg=288.9 µs | p25=288 µs | p50=289 µs | p75=289 µs |
min=287 µs | max=311 µs | std=2.35 µs | MB/s(avg)=0.84

--- size: 1-sector (4096 bytes)
n=100 | avg=4374.6 µs | p25=4374 µs | p50=4374 µs | p75=4375 µs |
min=4373 µs | max=4398 µs | std=2.44 µs | MB/s(avg)=0.89

--- size: 32k-block (32768 bytes)
n=100 | avg=34946.1 µs | p25=34946 µs | p50=34946 µs | p75=34946 µs |
min=34944 µs | max=34963 µs | std=1.80 µs | MB/s(avg)=0.89

--- size: 64k-block (65536 bytes)
n=100 | avg=69884.7 µs | p25=69884 µs | p50=69885 µs | p75=69885 µs |
min=69883 µs | max=69901 µs | std=1.75 µs | MB/s(avg)=0.89

--- end of summary ---

=== WRITE benchmark summary ===
Flash SPI SCK: 8.93 MHz
(latency: microseconds  |  throughput: MB/s (from avg latency))

--- size: 1-byte (1 bytes)
n=100 | avg=1068.5 µs | p25=1067 µs | p50=1068 µs | p75=1070 µs |
min=1063 µs | max=1081 µs | std=2.66 µs | MB/s(avg)=0.00

--- size: 1-page (256 bytes)
n=100 | avg=2358.8 µs | p25=2357 µs | p50=2359 µs | p75=2360 µs |
min=2353 µs | max=2366 µs | std=2.50 µs | MB/s(avg)=0.10
```

C2. IT 02

```
  Unexpected response - retrying...
  CMD0 attempt 10: response = 0x00
  Unexpected response - retrying...
❌CMD0 failed after 10 attempts: final response=0x00
  Troubleshooting:
  - Check SD card is properly inserted
  - Verify SD card is not write-protected
  - Ensure all SPI connections are solid
  - Try a different SD card
  - Check if SD card is FAT32 formatted
❌disk_initialize failed (STA_NOINIT)
⛔microSD not present or mount failed. Insert the card and press GP20 again.
```

C3. IT 03



D. System and user acceptance tests

D1. ST 01



D2. ST 02

D3. ST 03


Not secure
172.20.10.13
PicoW Webserver TESTING
This bit is SSI:
Voltage: 0.713818
Temp: 23.861492 C
LED is: OFF
This bit is CGI:
LED ON
LED OFF
Download Data
SD Card Status: CONNECTED

D4. ST 04


Project
Output from Test
Search Output
Sort
View
Details
Name
Date modified
Type
SPI_Backup
26/11/2025 7:29 am
File folder
datasheet.csv
2/11/2025 5:49 am
Microsoft Excel Co...
report.csv
1/1/2025 12:00 am
Microsoft Excel Co...
RESULTS.CSV
1/1/2025 12:00 am
Microsoft Excel Co...

D5. ST 04 & ST 05


=== SPI Flash WRITE benchmark (100 iterations per size) ===
⚠ Each iteration ERASES the affected region, then measures PROGRAM (write) time only.
Pattern: incremental
Flash SPI SCK: 8.93 MHz
Logging to RESULTS.CSV (latency in microseconds; throughput in MB/s)
--- Running 1-byte, 1 bytes, 100 iterations ---
Proceed with ERASE+WRITE for this size? (y/n):