## TABLE OF CONTENTS

Preface	xxi
Chapter One: Digital Signals and Systems	1
1.1 Should Software Engineers Worry About Hardware?	1
1.2 Non-Digital Signals	
1.3 Digital Signals	
1.4 Conversion Systems	
1.5 Representation of Digital Signals	
1.6 Types of Digital Signals	
1.6.1 Edges	
1.6.2 Pulses	9
1.6.3 Non-Periodic Pulse Trains	10
1.6.4 Periodic Pulse Trains	
1.6.5 Pulse-Width Modulation	13
1.7 Unit Prefixes	15
1.8 What's Next?	16
Problems	16
Chapter Two: Numbering Systems	17
2.1 Unsigned Binary Counting	
2.2 Binary Terminology	
2.3 Unsigned Binary to Decimal Conversion	20
2.4 Decimal to Unsigned Binary Conversion	23
2.5 Binary Representation of Analog Values	25
2.6 Sampling Theory	31
2.7 Hexadecimal Representation	34
2.8 Binary Coded Decimal	36
2.9 Gray Codes	
2.10 What's Next?	40
Problems	41
Chapter Three: Binary Math and Signed Representations	43
3.1 Binary Addition	43
3.2 Binary Subtraction	45
3.3 Binary Complements	
3.3.1 One's Complement	46
3.3.2 Two's Complement	
3.3.3 Most Significant Bit as a Sign Indicator	
3.3.4 Signed Magnitude	51

3.3.5 MSB and Number of Bits	51
3.3.6 Issues Surrounding the Conversion of Binary Numb	ers. 52
3.3.7 Minimums and Maximums	
3.4 Floating Point Binary	57
3.5 Hexadecimal Addition	61
3.6 BCD Addition	64
3.7 Multiplication and Division by Powers of Two	65
3.8 Easy Decimal to Binary Conversion Trick	67
3.9 Arithmetic Overflow	67
3.10 What's Next?	69
Problems	69
Chapter Four: Logic Functions and Gates	71
4.1 Logic Gate Basics	
4.1.1 NOT Gate	72
4.1.2 AND Gate	72
4.1.3 OR Gate	73
4.1.4 Exclusive-OR (XOR) Gate	74
4.2 Truth Tables	75
4.3 Timing Diagrams for Gates	79
4.4 Combinational Logic	
4.5 Truth Tables for Combinational Logic	83
4.6 What's Next?	86
Problems	87
Chapter Five: Boolean Algebra	89
5.1 Need for Boolean Expressions	89
5.2 Symbols of Boolean Algebra	
5.3 Boolean Expressions of Combinational Logic	
5.4 Laws of Boolean Algebra	95
5.5 Rules of Boolean Algebra	
5.5.1 NOT Rule	96
5.5.2 OR Rules	
5.5.3 AND Rules	
5.5.4 XOR Rules	
5.5.5 Derivation of Other Rules	
5.6 Simplification	
5.7 DeMorgan's Theorem	
5.8 What's Next?	
Problems	107

Chapter Six: Standard Boolean Expression Formats	109
6.1 Sum-of-Products	
6.2 Converting an SOP Expression to a Truth Table	110
6.3 Converting a Truth Table to an SOP Expression	
6.4 Product-of-Sums	
6.5 Converting POS to Truth Table	115
6.6 Converting a Truth Table to a POS Expression	
6.7 NAND-NAND Logic	
6.8 What's Next?	
Problems	
Chapter Seven: Karnaugh Maps	125
7.1 The Karnaugh Map	
7.2 Using Karnaugh Maps	129
7.3 "Don't Care" Conditions in a Karnaugh Map	137
7.4 What's Next?	
Problems	139
Chapter Eight: Combinational Logic Applications	141
8.1 Adders	
8.2 Seven-Segment Displays	147
8.3 Active-Low Signals	151
8.4 Decoders	152
8.5 Multiplexers	155
8.6 Demultiplexers	
8.7 Integrated Circuits	159
8.8 What's Next?	163
Problems	
Chapter Nine: Binary Operation Applications	165
9.1 Bitwise Operations	165
9.1.1 Clearing/Masking Bits	167
9.1.2 Setting Bits	171
9.1.3 Toggling Bits	171
9.2 Comparing Bits with XOR	
9.3 Parity	
9.4 Checksum	
9.5 Cyclic Redundancy Check	
9.5.1 CRC Process.	
9.5.2 CRC Implementation	
0.6 Hamming Code	188

#### viii Computer Organization and Design Fundamentals

9.7 What's Next?	199
Problems	199
Chapter Ten: Memory Cells	203
10.1 New Truth Table Symbols	
10.1.1 Edges/Transitions	
10.1.2 Previously Stored Values	
10.1.3 Undefined Values	
10.2 The S-R Latch	
10.3 The D Latch	
10.4 Divide-By-Two Circuit	
10.5 Counter	
10.6 Parallel Data Output	
10.7 What's Next?	
Problems	216
Chapter Eleven: State Machines	217
11.1 Introduction to State Machines	
11.1.1 States	
11.1.2 State Diagrams	
11.1.3 Errors in State Diagrams	
11.1.4 Basic Circuit Organization	
11.2 State Machine Design Process	
11.3 Another State Machine Design: Pattern Detection	
11.4 Mealy Versus Moore State Machines	
11.5 What's Next?	
Problems	
Chapter Twelve: Memory Organization	241
12.1 Early Memory	
12.2 Organization of Memory Device	
12.3 Interfacing Memory to a Processor	
12.3.1 Buses	
12.3.2 Memory Maps	
12.3.3 Address Decoding	
12.3.4 Chip Select Hardware	
12.4 Memory Mapped Input/Output	
12.5 Memory Terminology	
12.5.1 Random Access Memory	
12.5.2 Read Only Memory	
12.5.3 Static RAM versus Dynamic RAM	261

	12.5.4 Types of DRAM and Their Timing	263
	12.5.5 Asynchronous vs. Synchronous Memory	
1	2.6 What's Next?	267
P	roblems	267
Char	nton Thintoone Momone Hismoneker	260
	pter Thirteen: Memory Hierarchy	
	3.1 Characteristics of the Memory Hierarchy	
1	3.2 Physical Characteristics of a Hard Drive	
	13.2.1 Hard Drive Read/Write Head	
	13.2.2 Data Encoding	
	13.2.3 Hard Drive Access Time	
1	13.2.4 S.M.A.R.T.	
	3.3 Organization of Data on a Hard Drive	
1	3.4 Cache RAM	
	13.4.1 Cache Organization	
	13.4.2 Dividing Memory into Blocks	
	13.4.3 Cache Operation	
	13.4.4 Cache Characteristics	
	13.4.5 Cache Mapping Functions	
1	13.4.6 Cache Write Policy	
	3.5 Registers	
	3.6 What's Next?	
Р	Problems	301
Chaj	pter Fourteen: Serial Protocol Basics	303
	4.1 OSI Seven-Layer Network Model	
1	4.2 Serial versus Parallel Data Transmission	304
1	4.3 Anatomy of a Frame or Packet	306
1	4.4 Sample Protocol: IEEE 802.3 Ethernet	308
1	4.5 Sample Protocol: Internet Protocol	310
1	4.6 Sample Protocol: Transmission Control Protocol	313
	4.7 Dissecting a Frame	
	4.8 Additional Resources	
1	4.9 What's Next?	322
P	Problems	322
Chaj	pter Fifteen: Introduction to Processor Architecture	325
	5.1 Organization versus Architecture	
	5.2 Components	
	15.2.1 Bus	
	15.2.2 Registers	326

	15.2.3 Flags	327
	15.2.4 Buffers	328
	15.2.5 The Stack	
	15.2.6 I/O Ports	331
	15.3 Processor Level.	332
	15.4 CPU Level	333
	15.5 Simple Example of CPU Operation	334
	15.6 Assembly and Machine Language	
	15.7 Big-Endian/Little-Endian	
	15.8 Pipelined Architectures	346
	15.9 Passing Data To and From Peripherals	350
	15.9.1 Memory-Mapped I/O	
	15.9.2 Polling	
	15.9.3 Interrupts	354
	15.9.4 Direct Memory Access	355
	15.9.5 I/O Channels and Processors	356
	15.10 What's Next?	357
	Problems	357
Ck	napter Sixteen: Intel 80x86 Base Architecture	350
_1		
<b>-</b> 1	16.1 Why Study the 80x86?	359
	16.1 Why Study the 80x86? 16.2 Execution Unit	359 360
	16.1 Why Study the 80x86?	359 360 361
	16.1 Why Study the 80x86?	359 360 361 362
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags	359 360 361 362 363
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses	359 360 361 362 363 365
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit	359 360 361 362 363 365 365
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing	359 360 361 362 363 365 365 366
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue	359 360 361 362 363 365 365 366 370
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing	359 360 361 362 363 365 365 370 371
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue  16.4 Memory versus I/O Ports	359 360 361 362 363 365 365 370 371 372
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue  16.4 Memory versus I/O Ports  16.5 What's Next?  Problems	359 360 361 362 363 365 365 370 371 372 373
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue  16.4 Memory versus I/O Ports  16.5 What's Next?  Problems  Problems	359 360 361 362 363 365 365 370 371 372 373
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue  16.4 Memory versus I/O Ports  16.5 What's Next?  Problems  17.1 Assemblers versus Compilers	359 360 361 362 363 365 365 370 371 372 373
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue  16.4 Memory versus I/O Ports  16.5 What's Next?  Problems  17.1 Assemblers versus Compilers  17.2 Components of a Line of Assembly Language.	359 360 361 362 363 365 365 370 371 372 373 375 375
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue  16.4 Memory versus I/O Ports  16.5 What's Next?  Problems  17.1 Assemblers versus Compilers  17.2 Components of a Line of Assembly Language  17.3 Assembly Language Directives	359 360 361 362 363 365 366 370 371 372 373 375 376 378
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue  16.4 Memory versus I/O Ports  16.5 What's Next?  Problems  17.1 Assemblers versus Compilers  17.2 Components of a Line of Assembly Language  17.3 Assembly Language Directives  17.3.1 SEGMENT Directive	359 360 361 362 363 365 365 370 371 372 373 375 376 378 378
	16.1 Why Study the 80x86?  16.2 Execution Unit  16.2.1 General Purpose Registers  16.2.2 Address Registers  16.2.3 Flags  16.2.4 Internal Buses  16.3 Bus Interface Unit  16.3.1 Segment Addressing  16.3.2 Instruction Queue  16.4 Memory versus I/O Ports  16.5 What's Next?  Problems  17.1 Assemblers versus Compilers  17.2 Components of a Line of Assembly Language  17.3 Assembly Language Directives	359 360 361 362 363 365 365 370 371 372 373 375 376 378 378

	17.3.4 END Directive	382
	17.3.5 Data Definition Directives	382
	17.3.6 EQU Directive	383
17	'.4 80x86 Opcodes	
	17.4.1 Data Transfer	
	17.4.2 Data Manipulation	
	17.4.3 Program Control	
	17.4.4 Special Operations	
17	'.5 Addressing Modes	
	17.5.1 Register Addressing	
	17.5.2 Immediate Addressing	
	17.5.3 Pointer Addressing	
	'.6 Sample 80x86 Assembly Language Programs	
	7.7 Additional 80x86 Programming Resources	
	'.8 What's Next?	
Pr	oblems	398
Index		401
	TABLE OF FIGU	JRES
1 1		
1-1	Sample Digital System	3
1-2	Sample Digital System  Continuous Analog Signal with Infinite Resolution	3
1-2 1-3	Sample Digital System  Continuous Analog Signal with Infinite Resolution  Sample of Discrete Measurements Taken Every 0.1 Sec	3 4
1-2 1-3 1-4	Sample Digital System	3 4 5
1-2 1-3 1-4 1-5	Sample Digital System  Continuous Analog Signal with Infinite Resolution  Sample of Discrete Measurements Taken Every 0.1 Sec  Samples Taken of an Analog Signal	3 4 5
1-2 1-3 1-4 1-5 1-6	Sample Digital System	3 4 5 5
1-2 1-3 1-4 1-5 1-6 1-7	Sample Digital System	3 4 5 5 5
1-2 1-3 1-4 1-5 1-6 1-7 1-8	Sample Digital System	3 4 5 5 6
1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9	Sample Digital System	3 4 5 5 6 8
1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-10	Sample Digital System Continuous Analog Signal with Infinite Resolution Sample of Discrete Measurements Taken Every 0.1 Sec Samples Taken of an Analog Signal	3 4 5 5 6 8
1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9	Sample Digital System	3 4 5 5 6 8 8
1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-10	Sample Digital System	3 4 5 5 8 8 9
1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-10 1-11 1-12	Sample Digital System	3 4 5 5 6 8 9 10
1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-10 1-11 1-12	Sample Digital System Continuous Analog Signal with Infinite Resolution Sample of Discrete Measurements Taken Every 0.1 Sec Samples Taken of an Analog Signal Slow Sampling Rate Missed an Anomaly Poor Resolution Resulting in an Inaccurate Measurement Block Diagram of a System to Capture Analog Data Representation of a Single Binary Signal Representation of Multiple Digital Signals Alternate Representation of Multiple Digital Signals Digital Transition Definitions Pulse Waveforms Non-Periodic Pulse Train	3 4 5 5 6 8 8 9 10
1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-10 1-11 1-12 1-13	Sample Digital System Continuous Analog Signal with Infinite Resolution Sample of Discrete Measurements Taken Every 0.1 Sec Samples Taken of an Analog Signal	3 4 5 5 6 8 9 10 10

## xii Computer Organization and Design Fundamentals

2-2	Counting in Binary	18
2-3	Binary-Decimal Equivalents from 0 to 17	19
2-4	Values Represented By Each of the First 8 Bit Positions	21
2-5	Sample Conversion of 10110100 <sub>2</sub> to Decimal	
2-6	Decimal to Unsigned Binary Conversion Flow Chart	24
2-7	Sample Analog Signal of Sound	26
2-8	Effects of Number of Bits on Roundoff Error	
2-9	Aliasing Effects Due to Slow Sampling Rate	33
2-10	Eight Binary Values Identifying Rotating Shaft Position	38
2-11	Example of a Position Encoder	
2-12	Conversion from Unsigned Binary to Gray Code	39
3-1	Four Possible Results of Adding Two Bits	44
3-2	Four Possible Results of Adding Two Bits with Carry	
3-3	Two's Complement Short-Cut	49
3-4	Converting a Two's Complement Number to a Decimal	53
3-5	IEEE Standard 754 Floating-Point Formats	59
3-6	Duplicate MSB for Right Shift of 2's Complement Values	66
4-1	Basic Format of a Logic Gate	71
4-2	Basic Logic Symbols	72
4-3	Operation of the NOT Gate	72
4-4	Operation of a Two-Input AND Gate	73
4-5	Operation of a Two-Input OR Gate	74
4-6	Operation of a Two-Input XOR Gate	74
4-7	Sample Three-Input Truth Table	
4-8	Listing All Bit Patterns for a Four-Input Truth Table	76
4-9	Inverter Truth Table	
4-10	Two-Input AND Gate Truth Table	
4-11	Two-Input OR Gate Truth Table	
4-12	Two-Input XOR Gate Truth Table	
4-13	Three-Input AND Gate Truth Table With Don't Cares	
4-14	Sample Timing Diagram for a Three-Input AND Gate	
4-15	Sample Timing Diagram for a Three-Input OR Gate	
4-16	Sample Timing Diagram for a Three-Input XOR Gate	
4-17	Sample Combinational Logic	
4-18	Combinational Logic for a Simple Security System	
4-19	Truth Table for Simple Security System of Figure 4-18	81
4-20	"NOT" Circuits	
4-21	Schematic "Short-Hand" for Inverted Inputs	82

7-1

7-2	Mapping a 2-Input Truth Table to Its Karnaugh Map	126
7-3	Three-Input Karnaugh Map	127
7-4	Four-Input Karnaugh Map	127
7-5	Identifying the Products in a Karnaugh Map	130
7-6	Karnaugh Map with Four Adjacent Cells Containing '1'	130
7-7	Sample Rectangle in a Three-Input Karnaugh Map	
7-8	Karnaugh Map with a "Don't Care" Elements	138
7-9	Karnaugh Map with a "Don't Care" Elements Assigned	138
8-1	Four Possible Results of Adding Two Bits	
8-2	Block Diagram of a Half Adder	
8-3	Four Possible States of a Half Adder	
8-4	Logic Circuit for a Half Adder	
8-5	Block Diagram of a Multi-bit Adder	144
8-6	Block Diagram of a Full Adder	
8-7	Sum and Carryout Karnaugh Maps for a Full Adder	
8-8	Logic Circuit for a Full Adder	
8-9	Seven-Segment Display	
8-10	Displaying a '1' with a 7-Segment Display	
8-11	A Seven-Segment Display Displaying a Decimal '2'	148
8-12	Block Diagram of a Seven-Segment Display Driver	148
8-13	Segment Patterns for all Hexadecimal Digits	149
8-14	Seven Segment Display Truth Table	149
8-15	Karnaugh Map for Segment 'e'	150
8-16	Karnaugh Map for Segment 'e' with Rectangles	150
8-17	Logic Circuit for Segment e of 7-Segment Display	151
8-18	Labeling Conventions for Active-Low Signals	152
8-19	Sample Circuit for Enabling a Microwave	153
8-20	Sample Circuit for Delivering a Soda	153
8-21	Truth Table to Enable a Device for A=1, B=1, & C=0	154
8-22	Digital Circuit for a 1-of-4 Decoder	154
8-23	Digital Circuit for an Active-Low 1-of-4 Decoder	155
8-24	Truth Table for an Active-Low 1-of-8 Decoder	155
8-25	Block Diagram of an Eight Channel Multiplexer	156
8-26	Truth Table for an Eight Channel Multiplexer	156
8-27	Logic Circuit for a 1-Line-to-4-Line Demultiplexer	158
8-28	Truth Table for a 1-Line-to-4-Line Demultiplexer	
8-29	Examples of Integrated Circuits.	159
8-30	Pin-out of a Quad Dual-Input NAND Gate IC (7400)	160
8-31	Sample Pin 1 Identifications	

8-32	Generic Protoboard	161
8-33	Generic Protoboard Internal Connections	
8-34	Sample Circuit Wired on a Protoboard	
8-35	Schematic Symbol of a Light-Emitting Diode (LED)	
8-36	LED Circuit	
8-37	Switch Circuit	
9-1	Graphic of a Bitwise Operation Performed on LSB	166
9-2	Bitwise AND of 01101011 <sub>2</sub> and 11011010 <sub>2</sub>	
9-3	Three Sample Bitwise ANDs	
9-4	Possible Output from a Motion Detector	
9-5	A Difference in Output Indicates an Error	
9-6	Simple Error Detection with an XOR Gate	
9-7	Sample Block of Data with Accompanying Datasums	
9-8	Small Changes in Data Canceling in Checksum	
9-9	Example of Long Division in Binary	
9-10	Example of Long Division Using XOR Subtraction	
9-11	Sample Code for Calculating CRC Checksums	
9-12	Venn Diagram Representation of Hamming Code	
9-13	Example Single-Bit Errors in Venn Diagram	
9-14	Example of a Two-Bit Error	193
9-15	Using Parity to Check for Double-Bit Errors	194
10-1	Symbols for Rising Edge and Falling Edge Transitions	204
10-2	Sample Truth Table Using Undefined Output	
10-3	Primitive Feedback Circuit using Inverters	
10-4	Operation of a NAND Gate with One Input Tied High	
10-5	Primitive Feedback Circuit Redrawn with NAND Gates	
10-6	Only Two Possible States of Circuit in Figure 10-5	206
10-7	Operation of a Simple Memory Cell	
10-8	Operation of a Simple Memory Cell (continued)	
10-9	S-R Latch	
10-10	S-R Latch Truth Table	209
10-11	Block Diagram of the D Latch	
10-12	Edge-Triggered D Latch Truth Tables	
10-13	Transparent D Latch Truth Tables	
10-14	•	
10-15	•	
	Cascading Four Divide-By-Two Circuits	
	Counter Implemented with Divide-By-Two Circuits	

## xvi Computer Organization and Design Fundamentals

10-18	Output of Binary Counter Circuit	214
10-19	Output Port Data Latch Circuitry	215
11-1	Adding Memory to a Digital Logic Circuit	217
11-2	States of a Traffic Signal System	218
11-3	States of a Light Bulb.	218
11-4	State Diagram for Light Bulb State Machine	218
11-5	Complete State Diagram for Light Bulb State Machine	
11-6	Block Diagram of an Up-Down Binary Counter	220
11-7	State Diagram for a 3-Bit Up-Down Binary Counter	221
11-8	Sample of a Reset Indication in a State Diagram	221
11-9	Block Diagram of a State Machine	223
11-10	Initial State of the Push Button Light Control	226
11-11	Transitions from State 0 of Push Button Circuit	226
11-12	B=0 Transition from State 0 of Push Button Circuit	227
11-13	B=1 Transition from State 0 of Push Button Circuit	227
11-14	B=0 Transition from State 1 of Push Button Circuit	227
11-15	B=1 Transition from State 1 of Push Button Circuit	228
11-16	Transitions from State 2 of Push Button Circuit	228
11-17	Final State Diagram for Push Button Circuit	229
11-18	Block Diagram for Push Button Circuit	
11-19	K-Maps for S <sub>1</sub> ', S <sub>0</sub> ', and L of Push Button Circuit	232
11-20	Finished Push Button Circuit	232
11-21	Revised Truth Table and K Map for Push Button Circuit	233
11-22	Identifying the Bit Pattern "101" in a Bit Stream	234
11-23	State Diagram for Identifying the Bit Pattern "101"	235
11-24	Next State and Output Truth Tables for Pattern Detect	236
11-25	K-Maps for S <sub>1</sub> ', S <sub>0</sub> ', and P of Pattern Detect Circuit	237
11-26	Final Circuit to Identify the Bit Pattern "101"	237
11-27	Basic Configuration of a Mealy Machine	238
11-28	Sample State Diagram of a Mealy Machine	
11-29	Output Truth Table for Sample Mealy Machine	239
12-1	Diagram of a Section of Core Memory	241
12-2	Basic Organization of a Memory Device	243
12-3	Basic Processor to Memory Device Interface	245
12-4	Two Memory Devices Sharing a Bus	
12-5	Three Buffers Trying to Drive the Same Output	248
12-6	Sample Memory Maps	
12-7	Full Address with Enable Bits and Device Address Bits	251

12-8	IPv4 Address Divided into Subnet and Host IDs	254
12-9	Sample Chip Select Circuit for a Memory Device	256
12-10	Some Types of Memory Mapped I/O Configurations	260
12-11	Basic Addressing Process for a DRAM	
12-12	Organization of DRAM	265
12-13	Example of an FPM Transfer	
12-14	Example of an EDO Transfer	
13-1	Block Diagram of a Standard Memory Hierarchy	269
13-2	Configuration of a Hard Drive Write Head	271
13-3	Sample FM Magnetic Encoding	273
13-4	Sample MFM Magnetic Encoding	274
13-5	RLL Relation between Bit Patterns and Polarity Changes	274
13-6	Sample RLL Magnetic Encoding	
13-7	Components of Disk Access Time	
13-8	Relation between Read/Write Head and Tracks	
13-9	Organization of Hard Disk Platter	
13-10	Illustration of a Hard Drive Cylinder	
13-11	Equal Number of Bits per Track versus Equal Sized Bits	
13-12	Comparison of Sector Organizations	
13-13	Cache Placement between Main Memory and Processor	
13-14	L1 and L2 Cache Placement.	
13-15	Split Cache Organization	
13-16	Organization of Cache into Lines	
13-17	Division of Memory into Blocks	
13-18	Organization of Address Identifying Block and Offset	
13-19	Direct Mapping of Main Memory to Cache	
13-20	Direct Mapping Partitioning of Memory Address	
13-21	Fully Associative Partitioning of Memory Address	
13-22	Set Associative Mapping of Main Memory to Cache	
13-23	Effect of Cache Set Size on Address Partitioning	
14-1	Sample Protocol Stack using TCP, IP, and Ethernet	307
14-2	Layout of an IEEE 802.3 Ethernet Frame	
14-3	Layout of an IP Packet Header.	
14-4	Layout of a TCP Packet Header	
14-5	Position and Purpose of TCP Control Flags	
14-6	Layout of a TCP Pseudo Header	
14-7	Simulated Raw Data Capture of an Ethernet Frame	
15-1	Sample Code Using Conditional Statements	328

## xviii Computer Organization and Design Fundamentals

Block Diagram of a System Incorporating a Buffer	329
Generic Block Diagram of a Processor System	332
Generic Block Diagram of Processor Internals	333
Generic Block Diagram of a Typical CPU	334
•	
Basic Operation of an ISR	
Block Diagram of 80x86 Execution Unit (EU)	360
Block Diagram of 80x86 Bus Interface Unit (BIU)	366
Segment/Pointer Relation in the 80x86 Memory Map	368
Format of a Line of Assembly Language Code	
Format and Parameters Used to Define a Procedure	381
Format and Parameters of Some Define Directives	383
Example Uses of Define Directives	384
Format and Parameters of the EQU Directive	384
Sample Code with and without the EQU Directive	384
Format and Parameters of the MOV Opcode	385
Format and Parameters of the IN and OUT Opcodes	385
Format and Parameters of the ADD Opcode	386
Format and Parameters of NEG, NOT, DEC, and INC	386
Format and Parameters of SAR, SHR, SAL, and SHL	387
Example of a JMP Instruction	387
Example of a LOOP Instruction	389
Sample Organization of a Procedure Call	390
Examples of Register Addressing	392
Examples of Immediate Addressing	392
Examples of an Address being used as an Operand	393
Skeleton Code for a Simple Assembly Program	393
Code to Inform O/S that Program is Terminated	
Skeleton Code with Code Added for O/S Support	
Final Code for Example Assembly Language Program	
	Generic Block Diagram of a Processor System Generic Block Diagram of Processor Internals Generic Block Diagram of a Typical CPU Decoded Assembly Language from Table 15-6 Non-Pipelined Execution of Five Instructions Pipelined Execution of Five Instructions Sample Memory Mapped Device Circuit Basic Operation of an ISR  Block Diagram of 80x86 Execution Unit (EU) Block Diagram of 80x86 Bus Interface Unit (BIU) Segment/Pointer Relation in the 80x86 Memory Map Format of a Line of Assembly Language Code Format and Parameters Used to Define a Segment Format of the MODEL Directive. Format and Parameters of Some Define Directives Example Uses of Define Directives Example Uses of Define Directives Sample Code with and without the EQU Directive Sample Code with and without the EQU Directive Format and Parameters of the MOV Opcode. Format and Parameters of the ADD Opcode Format and Parameters of NEG, NOT, DEC, and INC Format and Parameters of SAR, SHR, SAL, and SHL Example of a LOOP Instruction. Example of a Dopende Instruction Example of a MP Instruction Examples of Register Addressing Examples of Immediate Addressing Examples of Immediate Addressing Examples of an Address being used as an Operand Skeleton Code for a Simple Assembly Program. Code to Assign Data Segment Address to DS Register Code to Inform O/S that Program is Terminated Skeleton Code with Code Added for O/S Support Data Defining Directives for Example Code Step-by-Step Example Operation Converted to Code

# TABLE OF TABLES

l <b>-</b> 1	Unit Prefixes	15
2-1 2-2 2-3	Converting Binary to Decimal and Hexadecimal  Converting BCD to Decimal  Derivation of the Four-Bit Gray Code	36
3-1 3-2 3-3	Representation Comparison for 8-bit Binary Numbers Hexadecimal to Decimal Conversion Table Multiplying the Binary Value 1001 <sub>2</sub> by Powers of Two	62
3-1 3-2	Addition Results Based on Inputs of a Full Adder  Sum and Carryout Truth Tables for a Full Adder	144 145
9-1 9-2 9-3 9-4 9-5 9-6 9-7 9-8 9-9	Truth Table for a Two-Input XOR Gate  Addition and Subtraction Without Carries or Borrows.  Reconstructing the Dividend Using XORs  Second Example of Reconstructing the Dividend.  Data Groupings and Parity for the Nibble 10112  Data Groupings with a Data Bit in Error  Data Groupings with a Parity Bit in Error  Identifying Errors in a Nibble with Three Parity Bits.  Parity Bits Required for a Specific Number of Data Bits  Membership of Data and Parity Bits in Parity Groups	181 183 184 190 191 191 195
11-1 11-2 11-3 11-4 11-5	List of States for Push Button Circuit	231 231 233
12-1 12-2	The Allowable Settings of Four Chip Selects	
15-1 15-2 15-3 15-4 15-5 15-6 15-7	Conditional Jumps to be Placed After a Compare Conditional Jumps to be Placed After an Operation Numbered Instructions for Imaginary Processor Assembly Language for Imaginary Processor Operand Requirements for Imaginary Processor A Simple Program Stored at Memory Address 1000 <sub>16</sub> Signal Values for Sample I/O Device	338 340 341 342 351
15-8	Control Signal Levels for I/O and Memory Transactions	353

## xx Computer Organization and Design Fundamentals

16-1	Summary of Intel 80x86 Bus Characteristics	360
16-2	Summary of the 80x86 Read and Write Control Signals	372
17-1	Memory Models Available for use with .MODEL	381
17-2	Summary of 80x86 Conditional Jumps	388
17-3	80x86 Instructions for Modifying Flags	390