

RISC-V CPU 模拟器


编程综合实践

Principle and Practice of Computer Algorithms 2021级ACM班 & 致远工科荣誉 2022.6.20















- 了解计算机架构、指令集架构
- 学习调度算法
- 了解硬件设计

(01) Architecture



























概念:CPU执行指令的流程

https://www.bilibili.com/video/BV1EW411u7th 5-9



O2 ISA



Instruction Set Architecture

- In computer science, an instruction set architecture (ISA), also called computer architecture, is an abstract model of a computer. A device that executes instructions described by that ISA, such as a central processing unit (CPU), is called an implementation.
- Including :
 - Instructions
 - Register
 - Data type, address pattern, interruption, I/O...
- Classification
 - Complex instruction set computer (CISC)
 - Reduced instruction set computer (RISC)

Assembly vs. machine code

Machine code bytes	Assembly language statements
B8 22 11 00 FF 01 CA 31 F6 53 8B 5C 24 04 8D 34 48 39 C3	foo: movl \$0xFF001122, %eax addl %ecx, %edx xorl %esi, %esi pushl %ebx movl 4(%esp), %ebx leal (%eax,%ecx,2), %esi cmpl %eax, %ebx
72 EB C3	jnae foo retl
Instruction stream	
B8 22 11 00 FF 0	1 CA 31 F6 53 8B 5C 24

04 8D 34 48 39 C3 72 EB C3

	RISC	CISC
Instruction width	Fixed(despite some 16bits compacted extensions)	Variable
Memory access style	Load, store with memory compute in registers	One single instruction can access both registers and memory
Code size and cycles	Low cycles per second, large code sizes	Small code sizes, high cycles per second
Memory access efficiency	Heavy use of RAM	More efficient of RAM
Instruction Number	Small	Large number

RISC-V

- RISC-V (发音为 "risk-five") 是一个基于精简指令集 (RISC) 原则的开源指令集架构 (ISA),简易解释为开源软体运动相对应的一种 "开源硬体"。该项目2010年始于加州大学柏克莱分校,但许多贡献者是该大学以外的志愿者和行业工作者。
- · 作业里涉及的指令是RV321的一部分。32位基础整数指令集,它支持32位寻址空间,支持字节地址访问,寄存器也是32位整数寄存器。

☐ RV32I, RV64I Instructio	ns
lui	
auipc	
addi	
slti	
sltiu	
xori	
ori	

x0	zero	Hard-wired zero,常数0	
x1	ra	Return address	caller,调用函数的指令pc
x2	sp	Stack pointer	callee,被调用的函数指令pc
x 3	gp	Global pointer	
x4	tp	Thread pointer	
κ5	tO	Temporary/alternate link register	caller
к6	t1	Temporaries	caller
κ7	t2	Temporaries	caller
κ8	s0/fp	Saved register/frame pointer	caller
к9	s1	Saved register	caller
x10	a0	Function arguments/return values	caller
x11	a1	Function arguments/return values	caller
x12	a2	Function arguments	caller
x13	a3	Function arguments	caller
x14	a4	Function arguments	caller
x15	a5	Function arguments	caller

RISC-V Instruction

- Opcode
- Funct
- Rd
- Operand(2)
 - Rs1, Rs2
 - Immediate

31 3	30 25	24 21	20	19	15 14	12 11	8	7	6	0	
fun	ct7	rs	2	rs1	funct	3	$_{ m rd}$		opco	ode	R-type
		1 0				2	,				
	imm[1	1:0]		rs1	funct	3	$^{\mathrm{rd}}$		opco	ode	I-type
imm	[11:5]	rs	2	rs1	funct	3	imm[4:0)]	opco	ode	S-type
								•			
imm[12]	imm[10:5]	rs	2	rs1	funct	3 imn	$n[4:1] \mid in$	m[11]	opco	ode	B-type
		· fo		- 10 m	6.50						** .
		imm[3	1:12]				rd		opco	ode	U-type
imm[20]	imm[1	0.1]	imm[11]	ime	n[10.19]		nd		ones	do	I tumo
imm[20]	$_{\mathrm{imm}[1}$	0:1]	imm[11]	ımı	n[19:12]		$^{\mathrm{rd}}$		opco	oae	J-type



RISC-V Instruction

```
@000000000
37 01 02 00 EF 10 00 04 13 05 F0 0F B7 06 03 00
23 82 A6 00 6F F0 9F FF
@00001000
37 17 00 00 83 27 C7 06 33 45 F5 00 13 05 D5 0A
23 26 A7 06 67 80 00 00 83 47 05 00 63 82 07 02
37 17 00 00 83 26 C7 06 B3 C7 D7 00 93 87 97 20
23 26 F7 06 13 05 15 00 83 47 05 00 E3 94 07 FE
67 80 00 00 13 01 01 FF 23 26 11 00 13 05 10 0B
EF F0 1F FB B7 17 00 00 03 A5 C7 06 83 20 C1 00
13 01 01 01 67 80 00 00
@00001068
FD 00 00 00
```

其后数据在内存中的起始位置

00001737 opcode = 0110111 = lui imm = 0x1 rd = 01110 = 14 = a4 lui a4,0x1 a4 = 0x1 << 12

pc寄存器:读取的指令的位置 的位置 顺序+4,遇到jump等 跳转指令则需要改变pc 寄存器的值

O3 Scheduling

03 运行的拆分

- 一条指令的运行会被拆分成若干的步骤,例如
 - Instruction Fetch
 - Instruction Decode
 - Execution
 - Memory Access
 - Write Back to rd register
- 空间上的互异,不同指令的不同阶段能够并行。

指令的并行调度

- 空间上的互异,不同指令的不同阶段能够并行。
- 可能遇到的问题
 - Hazards
 - Data hazard: dependence
 - Structural hazard
 - Control hazard: branch
- 并行调度算法
 - · Pipeline(明天由何夏麟助教讲解)
 - 乱序执行
 - Scoreboard
 - Tomasulo algorithm (周三由洪熠佳助教讲解)


03 分支预测

- 静态预测:一律跳转/不跳转
- 动态预测:
 - 饱和计数器
 - 两级自适应预测器
 - **ML**

(04) Hardware Design

逻辑电路

- 逻辑电路是一种离散信号的传递和处理,以二进制为原理、实现数字信号逻辑运算和操作的电路。
- 逻辑电路的设计:
 - 物理搭线
 - 软件设计:
 - hardware design language(HDL), e.g.
 Verilog
 - 仿真模拟
 - 综合成电路
 - 烧录到设备上(芯片,FPGA,城可编程逻辑阵列)




组合逻辑与时序逻辑

• 组合逻辑

- 它的任一时刻的稳态输出,仅仅与该时刻的输入变量的取值有关,而与该时刻以前的输入变量
 - 取值无关。进行逻辑代数运算。
- 在电路设计中对应无记忆元件。
- 组合逻辑输入输出间存在延迟。

• 肘序逻辑



$$F_i = f(x_1, x_2, \dots, x_n)$$
 $(i = 1, 2, \dots, m)$


- 电路任何时刻的稳态输出不仅取决于当前的输入,还与前一时刻输入形成的状态有关。
- 在电路设计中对应存在记忆原件。
- 在时钟上升沿更新记忆原件的值。

组合逻辑与时序逻辑


• 对组合逻辑与肘序逻辑的通俗理解

记忆单元(寄存器、输入等)->组合逻辑电路->输出->更新记忆单元(时钟上升沿)

两个上升沿之间的间隔:保证组合逻辑能顺利得到输出



04 时钟clk



对Simulator的要求

- 模拟Clk循环, Clk数来反应调度的效率
- · 模拟寄存器:两个态,in和out,通过上一周期的out计算出in
- · 模拟上升沿对寄存器的update (在周期开始用in更新out)
- · 支持各stage的乱序(模拟硬件上的并行)



O5 Simulator

Simulation

- 给出的数据中含有.c, .dump和.data文件
- Input (stdin): .data 文件
- Output (stdout): 模拟器运行结果
- .c文件和.dump文件可供参考

概念: CPU执行指令的流程

- 我要做什么?取指令->解码->执行
 - 开一个小数组 (如unsigned reg[32]) 作为寄存器 ;
 - 开一个大数组(如unsigned mem[500000])作为内存;
 - 程序开始运行时,指令(是一串01串)在内存里,根据一个当前正在运行第几条指令的计数器 去找内存里的第几条指令,把指令拿出来放到寄存器(Fetch Phase)
 - 根据一定的指令规范,从指令中截取出:(Decode Phase)
 - 操作码(opcode),它决定了这条指令要做什么
 - 操作对象,可能是寄存器,也可能是一个内存单元。如果某指令要对某数据做访问、修改等操作,就会用到操作对象。
 - 识别出操作码与操作对象,该运算运算,该访问访问,该修改修改(Execute Phase)



RISCV里的真实寄存器

- 我要做什么?取指令->解码->执行
 - 开一个小数组(如unsigned reg[32])作为**寄存**器
 - ・ 开一个大数组(如unsigned mem[500000])作力
 - 程序开始运行时,指令(是一串01串)在内存里, 去找内存里的第几条指令,把指令拿出来放到寄存
 - 根据一定的指令规范,从指令中截取出:(Decoc
 - · 操作码(opcode),它决定了这条指令要做f
 - 操作对象,可能是寄存器,也可能是一个内存。等操作,就会用到操作对象。
 - 识别出操作码与操作对象,该运算运算,该访问访

31	0
x0 / zero	Hardwired zero
x1 / ra	Return address
x2 / sp	Stack pointer
x3 / gp	Global pointer
x4 / tp	Thread pointer
x5 / t0	Temporary
x6 / t1	Temporary
x7 / t2	Temporary
x8 / s0 / fp	Saved register, frame pointer
x9 / s1	Saved register
x10 / a0	Function argument, return valu
x11 / a1	Function argument, return valu
x12 / a2	Function argument
x13 / a3	Function argument
x14 / a4	Function argument
x15 / a5	Function argument
x16 / a6	Function argument
x17 / a7	Function argument
x18 / s2	Saved register
x19 / s3	Saved register
x20 / s4	Saved register
x21 / s5	Saved register
x22 / s6	Saved register
x23 / s7	Saved register
x24 / s8	Saved register
x25 / s9	Saved register
x26 / s10	Saved register
x27 / s11	Saved register
x28 / t3	Temporary
x29 / t4	Temporary
x30 / t5	Temporary
x31 / t6	Temporary
32	
31	0
pc 32	

图 2.4: RV32I 的寄存器。第 3 章解释了 RISC-V 调用约定,各种指针 (sp, gp, tp, fp), 保存寄存器 (s0-s11) 和临时寄存器 (t0-t6) 背后的基本原理 (基于[Waterman and Asanovi'c 2017]的图 2.1 和表



RISCV里的真实指令

- 我要做什么?取指令->解码->执行
 - 开一个小数组(如unsigned reg[32])作为哥
 - 开一个大数组 (如unsigned mem[500000]
 - 程序开始运行时,指令(是一串01串)在内存 去找内存里的第几条指令,把指令拿出来放到
 - 根据一定的**指令规范**,从指令中截取出:(D
 - 操作码(opcode),它决定了这条指令郭
 - 操作对象,可能是寄存器,也可能是一个等操作,就会用到操作对象。
 - 识别出操作码与操作对象,该运算运算,该访

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	imm[31:12]			rd	0110111	LUI	
mm 11:0 rs1 000 rd 1100111 JALR mm 12 10:5 rs2 rs1 000 mm 4:1 11 1100011 BEQ mm 12 10:5 rs2 rs1 001 mm 4:1 11 1100011 BNE mm 12 10:5 rs2 rs1 100 mm 4:1 11 1100011 BLT mm 12 10:5 rs2 rs1 101 mm 4:1 11 1100011 BLT mm 12 10:5 rs2 rs1 101 mm 4:1 11 1100011 BGE mm 12 10:5 rs2 rs1 110 mm 4:1 11 1100011 BGE mm 12 10:5 rs2 rs1 110 mm 4:1 11 1100011 BGE mm 12 10:5 rs2 rs1 111 mm 4:1 11 1100011 BGEU mm 11:0 rs1 000 rd 0000011 LB mm 11:0 rs1 001 rd 0000011 LB mm 11:0 rs1 001 rd 0000011 LB mm 11:0 rs1 100 rd 0000011 LB mm 11:0 rs1 100 rd 0000011 LB mm 11:0 rs1 101 rd 0000011 SB mm 11:5 rs2 rs1 000 mm 4:0 0100011 SB mm 11:5 rs2 rs1 000 mm 4:0 0100011 SH mm 11:0 rs1 010 rd 0010011 SH mm 11:0 rs1 010 rd 0010011 SUTI mm 11:0 rs1 010 rd 0010011 SUTI mm 11:0 rs1 010 rd 0010011 SUTI mm 11:0 rs1 100 rd 0010011 SUTI 0000000 shamt rs1 101 rd 0010011 SUTI 0000000 rs2 rs1 000 rd 0110011 SUTI 0000000 rs2 rs1 010 rd 0110011 SUTI 00000000 rs2 rs1 010 rd 0110011 SUTI 00000000 rs2 rs1 101 rd 0110011 SUTI 00000	imm[31:12]				rd	0010111	AUIPC
imm[12]10:5 rs2 rs1 000 imm[4:1]11 1100011 BEQ imm[12]10:5 rs2 rs1 001 imm[4:1]11 1100011 BNE imm[12]10:5 rs2 rs1 100 imm[4:1]11 1100011 BLT imm[12]10:5 rs2 rs1 101 imm[4:1]11 1100011 BGE imm[12]10:5 rs2 rs1 110 imm[4:1]11 1100011 BGEU imm[12]10:5 rs2 rs1 111 imm[4:1]11 1100011 BGEU imm[11:0] rs1 000 rd 00000011 LB imm[11:0] rs1 001 rd 0000011 LB imm[11:0] rs1 100 rd 0000011 LBU imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SW imm[11:5] rs2 rs1 001	imm[20 10:1 11 19:12]			rd	1101111	JAL	
imm[12]10:5 rs2 rs1 001 imm[4:1]11 1100011 BNE imm[12]10:5 rs2 rs1 100 imm[4:1]11 1100011 BLT imm[12]10:5 rs2 rs1 101 imm[4:1]11 1100011 BLT imm[12]10:5 rs2 rs1 110 imm[4:1]11 1100011 BGEU imm[12]10:5 rs2 rs1 111 imm[4:1]11 1100011 BGEU imm[12]10:5 rs2 rs1 101 imm[4:1]11 1100011 BGEU imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 001 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LW imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SW imm[11:5] rs2 rs1 001 i	imm 11:	0	rs1	000	rd	1100111	JALR
imm 12 10:5 rs2 rs1 100 imm 4:1 11 1100011 BLT imm 12 10:5 rs2 rs1 101 imm 4:1 11 1100011 BGE imm 12 10:5 rs2 rs1 110 imm 4:1 11 1100011 BGE imm 12 10:5 rs2 rs1 111 imm 4:1 11 1100011 BGE imm 12 10:5 rs2 rs1 111 imm 4:1 11 1100011 BGE Umm 11:0 rs1 000 rd 0000011 LB imm 11:0 rs1 001 rd 0000011 LB imm 11:0 rs1 010 rd 0000011 LB imm 11:0 rs1 100 rd 0000011 LB imm 11:0 rs1 101 rd 0000011 LB imm 11:0 rs1 101 rd 0000011 LB imm 11:5 rs2 rs1 000 imm 4:0 0100011 SB imm 11:5 rs2 rs1 001 imm 4:0 0100011 SW imm 11:0 rs1 010 rd 0010011 SW imm 11:0 rs1 010 rd 0010011 SUT Imm 11:0 rs1 110 rd 0010011 SUT Imm 11:0 rs1 101 rd 0010011 SUT Imm 11:0 rs2 rs1 001 rd 0010011 SUT Imm 11:0 rs2 rs1 000 rd 0110011 SUT Imm 11:0 rs2 rs1 000 rd 0110011 SUT Imm 11:0 rs2 rs1 000 rd 0110011 SUT 11:0 11:	imm[12]10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12]10:5 rs2 rs1 101 imm[4:1]11 1100011 BGE imm[12]10:5 rs2 rs1 110 imm[4:1]11 1100011 BLTU imm[12]10:5 rs2 rs1 111 imm[4:1]11 1100011 BGEU imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 010 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LW imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SH imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SH imm[11:5] rs2 rs1 000 rd 0000011 SH imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 110 rd 0010011 NCI imm[11:0] </td <td>imm[12]10:5]</td> <td>rs2</td> <td>rs1</td> <td>001</td> <td>imm[4:1 11]</td> <td>1100011</td> <td>BNE</td>	imm[12]10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12]10:5 rs2 rs1 110 imm[4:1]11 1100011 BLTU imm[12]10:5 rs2 rs1 111 imm[4:1]11 1100011 BGEU imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 001 rd 0000011 LW imm[11:0] rs1 100 rd 00000011 LW imm[11:0] rs1 100 rd 0000011 LW imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SW imm[11:5] rs2 rs1 010 imm[4:0] 0100011 SW imm[11:0] rs1 010 rd 0010011 SUT1 imm[11:0] rs1 010 rd 0010011 SLT1 imm[11:0] rs1 110 rd 0010011 XCRI imm[11:0] rs1 <td>imm[12]10:5]</td> <td>rs2</td> <td>rs1</td> <td>100</td> <td>imm[4:1 11]</td> <td>1100011</td> <td>BLT</td>	imm[12]10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12]10:5 rs2 rs1 111 imm[4:1]11 1100011 BGEU imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 001 rd 0000011 LH imm[11:0] rs1 010 rd 00000011 LW imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 100 rd 0000011 LBU imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SH imm[11:0] rs1 000 rd 0010011 SW imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 100 rd 0010011 SLTI imm[11:0] rs1 110 rd 0010011 SLTI imm[11:0] rs1 110 rd 00	imm[12]10:5]	rs2	rs1	101	imm[4:1[11]	1100011	BGE
imm[11:0] rs1 000 rd 0000011 LB imm[11:0] rs1 001 rd 0000011 LH imm[11:0] rs1 010 rd 0000011 LW imm[11:0] rs1 100 rd 0000011 LBU imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 010 imm[4:0] 0100011 SB imm[11:0] rs1 010 imm[4:0] 0100011 SW imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 110 rd 0010011 SLTI imm[11:0] rs1 110 rd 0010011 SLI imm[11:0] rs1 110 rd 001		rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm 11:0 rs1 001 rd 0000011 LH imm 11:0 rs1 010 rd 0000011 LW imm 11:0 rs1 100 rd 0000011 LBU imm 11:0 rs1 101 rd 0000011 LHU imm 11:5 rs2 rs1 000 imm 4:0 0100011 SB imm 11:5 rs2 rs1 001 imm 4:0 0100011 SB imm 11:5 rs2 rs1 001 imm 4:0 0100011 SW imm 11:0 rs1 000 rd 0010011 SLTI imm 11:0 rs1 011 rd 0010011 SLTI imm 11:0 rs1 100 rd 0010011 SLTI imm 11:0 rs1 110 rd 0010011 SLTI imm 11:0 rs1 100 rd <td< td=""><td>imm[12]10:5]</td><td>rs2</td><td>rs1</td><td>111</td><td>imm[4:1 11]</td><td>1100011</td><td>BGEU</td></td<>	imm[12]10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm 11:0 rs1 010 rd 0000011 LW imm 11:0 rs1 100 rd 0000011 LBU imm 11:0 rs1 101 rd 0000011 LBU imm 11:5 rs2 rs1 000 imm 4:0 0100011 SB imm 11:5 rs2 rs1 001 imm 4:0 0100011 SH imm 11:5 rs2 rs1 010 imm 4:0 0100011 SW imm 11:0 rs1 000 rd 0010011 SLTI imm 11:0 rs1 010 rd 0010011 SLTI imm 11:0 rs1 011 rd 0010011 SLTI imm 11:0 rs1 110 rd 0010011 SLTI imm 11:0 rs1 110 rd 0010011 SURI imm 11:0 rs1 110 rd 0010011 SLLI imm 11:0 rs1 110 rd 0010011 SLLI imm 11:0 rs1 110 rd 0010011 SLLI 0000000 shamt rs1 101 rd 0010011 SRLI 0100000 shamt rs1 101 rd 0010011 SRLI 0100000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 000 rd 0110011 SLT 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 100 rd 0110011 SLT 0000000 rs2 rs1 100 rd 0110011 SLT 0000000 rs2 rs1 101 rd 0110011 SLT 0000000 rs2 rs1 101 rd 0110011 SRL 00000000 rs2 rs1 101 rd 0110011 SRL	imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:0] rs1 100 rd 0000011 LBU imm[11:0] rs1 101 rd 0000011 LHU imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SH imm[11:0] rs1 010 rd 0010011 SW imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 010 rd 0010011 SLTIU imm[11:0] rs1 100 rd 0010011 SLTIU imm[11:0] rs1 110 rd 001001 SCRIT imm[11:0] rs1 110 rd 0010011 SCRIT imm[11:0] rs1 110 rd 0010011 SCRIT imm[11:0] rs1 110 rd 0010011 SLLI 0000000 shamt rs1 101 rd 001	imm[11:	0]	rs1	001	rd	0000011	LH
imm[11:0] rs1 101 rd 0000011 LHU imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SH imm[11:0] rs1 000 rd 0010011 SW imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 100 rd 0010011 SCTI imm[11:0] rs1 100 rd 0010011 SCTI imm[11:0] rs1 110 rd 0010011 SCTI imm[11:0] rs1 110 rd 0010011 CRI imm[11:0] rs1 111 rd 0010011 CRI imm[11:0] rs1 111 rd 0010011 SLI 0000000 shamt rs1 101 rd 0010011 </td <td></td> <td></td> <td>rs1</td> <td></td> <td>rd</td> <td></td> <td></td>			rs1		rd		
imm[11:5] rs2 rs1 000 imm[4:0] 0100011 SB imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SH imm[11:5] rs2 rs1 010 imm[4:0] 0100011 SW imm[11:0] rs1 000 rd 0010011 SUTI imm[11:0] rs1 011 rd 0010011 SLTI imm[11:0] rs1 100 rd 0010011 SUTI imm[11:0] rs1 100 rd 0010011 SUTI imm[11:0] rs1 110 rd 001001 OUTO imm[11:0] rs1 111 rd 001001 ANDI 0000000 shamt rs1 101 rd 001001 SLI 0000000 shamt rs1 101 rd 001001 SRAI 0000000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2			rs1		rd		LBU
imm[11:5] rs2 rs1 001 imm[4:0] 0100011 SH imm[11:5] rs2 rs1 010 imm[4:0] 0100011 SW imm[11:0] rs1 000 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 110 rd 0010011 ANDI imm[11:0] rs1 111 rd 0010011 ANDI imm[11:0] rs1 111 rd 0010011 ANDI imm[11:0] rs1 111 rd 0010011 ANDI 0000000 shamt rs1 101 rd 0010011 SLLI 0000000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 <td>L L</td> <td>a contract of the contract of</td> <td>rs1</td> <td></td> <td></td> <td></td> <td></td>	L L	a contract of the contract of	rs1				
imm[11:5] rs2 rs1 010 imm[4:0] 0100011 SW imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 110 rd 0010011 ANDI imm[11:0] rs1 111 rd 0010011 ANDI 0000000 shamt rs1 101 rd 0010011 SLLI 0000000 shamt rs1 101 rd 0010011 SRAI 0000000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 SRAI 0000000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SLT 0000000			rs1				
imm[11:0] rs1 000 rd 0010011 ADDI imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 110 rd 0010011 ANDI 0000000 shamt rs1 101 rd 0010011 SLLI 0000000 shamt rs1 101 rd 0010011 SRAI 0100000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 000 rd 0110011 SLL 0000000 rs2 rs1 001 rd 0110011 SLT 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs			rs1				
imm[11:0] rs1 010 rd 0010011 SLTI imm[11:0] rs1 011 rd 0010011 SLTIU imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 110 rd 0010011 ANDI 0000000 shamt rs1 101 rd 0010011 SLLI 0000000 shamt rs1 101 rd 0010011 SRAI 0100000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 ADD 0100000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SLT 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 010 rd 0110011 SLTU 0000000<			rs1		imm[4:0]		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			rs1				I.
imm[11:0] rs1 100 rd 0010011 XORI imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 111 rd 0010011 ANDI 0000000 shamt rs1 001 rd 0010011 SLLI 0100000 shamt rs1 101 rd 0010011 SRAI 0100000 rs2 rs1 000 rd 0110011 ADD 0100000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SLL 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 011 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 SRL 0000000 rs2 rs1 101 rd 0110011 SRL			rs1		rd		I.
imm[11:0] rs1 110 rd 0010011 ORI imm[11:0] rs1 111 rd 0010011 ANDI 0000000 shamt rs1 001 rd 0010011 SLLI 0100000 shamt rs1 101 rd 0010011 SRAI 0100000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 ADD 0000000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SL 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRA <td>imm[11:</td> <td>0]</td> <td>rs1</td> <td></td> <td>rd</td> <td></td> <td>SLTIU</td>	imm[11:	0]	rs1		rd		SLTIU
imm[11:0] rs1 111 rd 0010011 ANDI 0000000 shamt rs1 001 rd 0010011 SLLI 0000000 shamt rs1 101 rd 0010011 SRAI 0000000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SLL 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 011 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 SRL 0000000 rs2 rs1 101 rd 0110011 SRL 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011			rs1		rd		
0000000 shamt rs1 001 rd 0010011 SLLI 0000000 shamt rs1 101 rd 0010011 SRAI 0100000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 010 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 101 rd 01			rs1				I.
0000000 shamt rs1 101 rd 0010011 SRLI 0100000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 ADD 0100000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SLL 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 011 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 SRL 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 101 rd 0110011 SRA							
0100000 shamt rs1 101 rd 0010011 SRAI 0000000 rs2 rs1 000 rd 0110011 ADD 0100000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SLL 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 011 rd 0110011 SUTU 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRA 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 101 rd 0110011 SRA 00000000 rs2 rs1 110 rd 0110011 OR	1	shamt	rs1				
0000000 rs2 rs1 000 rd 0110011 ADD 0100000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SLL 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 011 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 110 rd 0110011 OR			rs1				
0100000 rs2 rs1 000 rd 0110011 SUB 0000000 rs2 rs1 001 rd 0110011 SLL 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 011 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 110 rd 0110011 OR			rs1				
0000000 rs2 rs1 001 rd 0110011 SLL 0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 011 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 110 rd 0110011 OR							
0000000 rs2 rs1 010 rd 0110011 SLT 0000000 rs2 rs1 011 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 110 rd 0110011 OR			rs1				
0000000 rs2 rs1 011 rd 0110011 SLTU 0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 110 rd 0110011 OR							
0000000 rs2 rs1 100 rd 0110011 XOR 0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 110 rd 0110011 OR			rs1				
0000000 rs2 rs1 101 rd 0110011 SRL 0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 110 rd 0110011 OR							
0100000 rs2 rs1 101 rd 0110011 SRA 0000000 rs2 rs1 110 rd 0110011 OR							
00000000 rs2 rs1 110 rd 0110011 OR	1						ı
	1						I .
0000000 re2 re1 111 rd 0110011 AND	1						I .
000000 182 181 111 10 0110011 AND	0000000	rs2	rs1	111	rd	0110011	AND



摘自The RISC-V Instruction Set Manual


- 指令呈现方式为二进制,即使用一个32 位的01串来描述
- 每条指令的详细含义参考Chapter2
- 右图为本项目需要实现的全部指令

	imm[31:12]			rd	0110111	LUI
imm[31:12]				rd	0010111	AUIPC
im	imm[20]10:1[11]19:12]			rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:		rs1	000	rd	0000011	LB
imm[11:		rs1	001	rd	0000011	LH
imm[11:	a contract of the contract of	rs1	010	rd	0000011	LW
imm[11:	a contract of the contract of	rs1	100	rd	0000011	LBU
imm[11:	and the second s	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:		rs1	000	rd	0010011	ADDI
imm[11:		rs1	010	rd	0010011	SLTI
imm[11:	2	rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:		rs1	110	rd	0010011	ORI
imm[11:		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SR.A
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

05 RISCV里的真实指令

- RISC-V Assembly
- 汇编语言 (assembly language) 的一种
- 是基于计算机基础结构的基础语言
- 每条指令语句都会是简单的, 仅涉及三个元素的操作
- Reference: Chapter 2, The RISC-V Instruction Set Manual, VOL1(参考2.1-2.7即可)
- 使用RV32I基础整数指令集 (RV32I Base Integer ISA)

如何读dump



.data file

RISCV里的真实指令

•执行流程:

- •从标准输入读入机器指令
- 从内存0000000处开始取指令执行,每次连续取4个2位十六进制数,组成一条指令(如取到"37170000",拼成32位指令"00001737")
- •load/store指令内存访问部分(第四级)请用**三个周期**模拟
- •执行到指令0ff00513(li a0,255) 时,向标准输出 输出程序的返回值(一个0-255的非负整数),结束模拟。注意:
 - •程序的返回值存在a0寄存器里,但是寄存器是32位的,返回值是8位的,所以你应该输出a0的后八位。例如,你的a0寄存器是int数组reg中的reg[10],你**应该输出**的是((unsigned int)reg[10]) & 255u。

Simulator的约定

- 数据内存读写和代码内存读写不冲突
- 代码内存读写一个周期可读出一条指令,且不需要等待3个周期
- · Pc指针计算和预测可以是组合逻辑

一些建议

建议流程:

熟悉RISCV指令集,弄懂机器指令的执行流程

写一个不带流水的简易模拟器

加上五级流水

写写bonus,欢迎实现各种个性化的功能

05 项目评分

• 五级流水

• 支持打乱stage执行(模拟出硬件并行):60%测试点得分+10%理解得分

• 仅支持顺序执行:30%

• forwarding: 12%

二位饱和预测:8%

• Bonus: 10%

• Cr: 10%

Tomasulo

• 实现分支预测的tomasulo算法:75%测试点得分+15%理解得分

• 若不支持分支预测:60%测试点得分+10%理解得分

• Bonus: 10%

• Cr : 10%

• 分数溢出部分忽略。

• 对电路设计的模拟也将在Cr中考察。

• bonus部分可以实现一些提高预测准确率的高级分支预测、模拟Cache、合理的多级流水、多发射。

可参考的资料

CAAQA, Computer Architecture: A Quantitative Approach

RV32I基础指令集https://www.cnblogs.com/mikewolf2002/p/11196680.html