

SAR - ADC


Schematic




Top view




Set Mover- schematic



Set Mover - Layout





Keeper (SAR Logic)

100.0

200.0

300.0


400.0

time (us)

500.0


600.0


v /set<7>; tran (V)




700.0

Comparator - schematic







Comparator – layout



Comparator – simulation (pre&post)




DAC-R 2R Laddar (Resistor tree)




DAC-R 2R Laddar (Switches)

 $T_gate size: w = 5u, I = 60n$


Inverter: library



DAC-R2R Laddar (whole)




DAC-R2R Laddar



Layout (except rpoly)






unch <u>F</u>ile <u>E</u>dit <u>V</u>iew <u>C</u>reate Ver<u>i</u>fy Co<u>n</u>nectivity <u>O</u>ptions <u>T</u>ools <u>W</u>indow Floorpl<u>a</u>n <u>P</u>lace <u>R</u>oute Cali<u>b</u>re <u>H</u>elp


- All clean


A THEODO- EUYOUS OURS AL EURING, ADO ADO_HISOGRASSE INYOUS

SAR Extracted result – 100K Hz




SAR result






time (us)


Simulation – 50K Hz




Defects:





SAR Extracted result – 100K Hz




Simulation – 500K Hz








Simulation – 1M Hz




time (us)


db20(dft(v("/DAC_out" ?result "tran") 0.0 3.000u 1024 "Rectangular" 0 0 1))



Simulation – 1M Hz, Pre&post layout



Temp drifting



Specs

Area: $55x34 - 22.45x8.38 = 1681 \text{ um}^2$

Total inst: 1338

Resolution: 8 Bits

Range: 0.25V ~ 1.2 V

Sampling frequency: 10 MHz