
## DAILY ATTENDANCE QUIZ - COA

Q1. First generation computers use*
Vacuum Tubes Transistor IC LSI
Q2. Number of cores in Core 2 Duo processor is *
1 2 3 4
Q3. Which of the following is not a component of CPU *
Main Memory ALU Control Unit Internal Bus
Q4. IAS consists ofno of storage locations *
4095 4096 4090 4089
Q5. IAS consists of memory with words of binary digits/bits each). *
<b>40</b> 20 15 10
-

Q1. ARM Architecture has evolved formdesign principle. *
RISC CISC Both
None of these
Q2. All instructions of ARM are bits long *
20 32
30 10
Q3. Which of the following is not a model of cloud services . *
QaaS Saa S
PaaS IaaS
Q4. Cortex-A50 is abit machine. *
32 64
16 8
Q5. 8086 hasactive flags *
9 7
8 10
- <del>-</del>

Q1. ARM Architecture has evolved formdesign principle. *  RISC  CISC  Both  None of these
Q2. power density is expressed in *
Watts/cm2 Watts/cm Watts/cm3
Q3. delay as the RC product increases. *
increases decreases remains constant none of these
Q4. What is GPGPU *
general-processor computing on GPUs general-purpose computing on GPUs general price computing on GPUs None of these
Q5. For calculation of speedup, When f is small, the use of parallel processors has*
little effect More effect infinite effect None of these
Q1. According to Amdahl's law ,When f is small, the use of parallel processors has effect *



```
0.75 hour
 0.25 hour
 0.5 hour
 1 hour
Q2. The processor time T needed to execute a given program can be expressed as: *
 T = Ic \times CPI
 T= Ic × CPI × τ
 T= CPI × T
 None of these
Q3. We can express the MIPS rate in terms of the clock rate and CPI as follows: *
 Ic/(T \times 10^6)
 f/(CPI \times 10^6)
 Both of these
 None of these
Q4. pulse frequency produced by the clock is measured in *
 cycles per hour
 cycles per second
 cycles per minute
 None of these
Q5. Pipelining is used to increase-----*
 Microprocessor Speed
 memory Speed
 I/O Speed
Q1. 8086 can address a maximum of ----- of memory *
 1MB
 1G
 В
 1TB
```

Q2. IP (Instruction Pointer) Register is abit register *
8 16 32 20
Q3. find physical address of 8086 if segment address is 0700 and offset is 100 *
07100 7100 0800 800
Q4. EU hasno of general purpose registers *
10 8 6
Q5. DX is abit register *
16 8 20
Q1.A doctor in a hospital observes that on average 6 patients per hour arrive and there are typically 3 patient in the hospital. What is the average range of time each patient spend in the hospital? *
0.75 hour 0.25 hour 0.5 hour 1 hour

Q2. What fraction of the execution time involves code that is parallel to achieve an overall speedup of 2.25. Assume 15 numbers of parallel processors? *
f = 0.56 f = 0.59 f = 0.49 None of these
Q3. For computer A, Calculate AM rate if MIPS rate for program 1 and program 2 is 0.2 and 0.1 . *
0.625 0.275
0.15 None of these
Q4. For computer A, Calculate HM rate if MIPS rate for program 1 and program 2 is 0.2 and 0.1 . $^{\star}$
0.09 0.133
0.4
None of these
Q5. Pipelining is used to increase*
Microprocessor Speed memory Speed I/O Speed
Q1. program counter is used to store *
address of the current instruction current data
address of the next instruction to be fetched

Q2. What will be the overall speed up if N =10 and f =0.9 *
0.56 5.263 6.49 None of these
Q3. For computer A, Calculate AM rate if MIPS rate for program 1 and program 2 is 1 and 1. *
0.625 0.5 1 None of these
Q4. For computer A, Calculate GM rate if MIPS rate for program 1 and program 2 is 1 and 1 . $^{\star}$
0.5 1 0.4 None of these
Q5 Executes each instruction *
processor memory I/O
Q1. MAR is a part of*
I/O Module Main Memory CPU None of these

Q2Holds the address of the next instruction to be fetched. *
IR
PC
MAR
MBR
Q3. According to John Von Neumann model of computer, Instructions are stored in*
output device
input device
memory
MBR
Q4. I/O AR is a part of*
Main Memory
CPU
I/O Module
None of these
Q5 Executes each instruction *
processor
memory
I/O
Q1. If the instruction format provides 4 bits for the opcode, then there can be as many as different opcodes *
2
4 16
8

Q2. How many words of memory can be directly addressed if the instruction format provides 12 bits for the address. \* 2K 4K 8K 16K Q3. States in the lower part of the Instruction Cycle State diagram involve \* output device operations input device operations processor operations memory operations Q4. Interrupts are provided primarily as a way to improve processing efficiency of \* Main Memory processor I/O Module None of these Q5. Interrupts that are generated by some conditions that occurs as a result of an instruction execution is called as \* program Interrupt timmer Interrupt I/O Interrupt Hardware Failure Interrupt Q1. Which of the following case gives more efficiency \* Program Flow of Control and program timing without Interrupts Program Flow of Control and Program Timing with Interrupts: Short I/O wait efficiency is equal in both the cases

Q2. Which of the following is used to effectively handle multiple interrupt \*

none of these

Disabled interrupt interrupts handled based on priority none of these

#### Q3. The memory used in computer is \*

Read only memory Write only memory

Read/Write memory

none of these

#### Q4. CPU can \*

send interrupt
receive interrupt
both send and receive interrupt
None of these

#### Q5. Bus can be used to transmit binary digits \*

#### parallelly

serially

both

none of these

## Q1. The addressing mode in which the data operand is a part of the instruction itself is known as \*

Register addressing mode immediate addressing mode Direct addressing mode indirect addressing mode Q2. The addressing mode in which the effective address of the memory location is written directly in the instruction is known as \*

immediate addressing mode

Direct addressing mode

Register addressing mode indirect addressing mode

Q3. The addressing mode in which the operands offset address is found by adding the contents of SI or DI register and 8-bit/16-bit displacements is known as \*

Direct addressing mode
Base-index addressing mode
Indexed addressing mode

indirect addressing mode

Q4. The addressing mode in which the offset address of the operand is computed by summing the base register to the contents of an Index register is known as \*

Direct addressing mode

Base-index addressing mode

Indexed addressing mode indirect addressing mode

Q5. INC is -----type of instruction \*

**Arithmetic Instructions** 

Data Transfer Instructions
Logical Instructions

**Control Transfer Instructions** 

Q1.Each line is capable of transmitting -----no of bit \*

- 2
- 1
- 3
- 4

Q2. Which control line indicates that data have been accepted from or placed on the bus. *
Interrupt request Transfer ACK Bus request I/O write
Q3. Which control line is used to synchronize operations *
Interrupt ACK Reset Clock Bus request
Q4. The are used to control the access to and the use of the data and address lines *
Data lines control lines address lines None of these
Q5. A bus that connects major computer components (processor, memory, I/O) is called as *
system bus address lines Data lines None of these
Q1. Which layer is responsible for reliable transmission and flow control *
Physical Link Routing

Q2. The Link layer's unit of transfer is an 80-bit*
Phit Flit
packets
None of these
Q3. In Protocol layer, is defined as the unit of transfer *
Phit
Flit
packet
None of these
Q4. The peripheral component interconnect (PCI) is a popular high-bandwidth,bus *
processor-dependent
processor-independent
None of these
Q5. The PCIe protocol architecture includesnumber of layers *
3
4
2
1
Q1. The signal sent to the device from the processor after receiving an interrupt is
Return signal
Interrupt-acknowledge
Service signal
Permission signal

# Q2. CISC stands for \_\_\_\_\_\* Complete Instruction Sequential Compilation Complex Instruction Set Computer Computer Integrated Sequential Compiler None of these

#### Q3. During the execution of a program which gets initialized first? \*

IR

MDR

PC

MAR

## Q4. When dealing with multiple device interrupts, which mechanism is easy to implement? \*

Vectored interrupts

#### Polling method

Interrupt nesting

None of these

#### Q5. The stack segment register contains \*

#### base address of the stack segment

address of the stack segment pointer address of the stack segment data in the stack segment

#### Q1. A system architect can attack the problem of speed mismatch in the following way:

Increase the number of bits that are retrieved at one time by making DRAMs "wider" rather than "deeper" and by using wide bus data paths.

Change the DRAM interface to make it more efficient by including a cache or other buffering scheme on the DRAM chip.

. Reduce the frequency of memory access by incorporating increasingly complex and efficient cache structures between the processor and main memory.

#### All of the above

Q2. The transmission technique used by QPI is known as (LVDS) which stands for: \*

low variable direct signaling

low voltage differential signaling

low voltage direct signaling

low variable differential signaling

#### Q3. The main function of the root complex is: \*

It acts as a buffering device, to deal with difference in data rates between I/O controllers and memory and processor components.

It translates between PCIe transaction formats and the processor and memory signal and control requirements.

#### Both of the above

None of the above

Q4. Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields: the first byte contains the opcode and the remainder the immediate operand or an operand address. Then the maximum directly addressable memory capacity (in bytes) is: \*

32 MB

16 MB

8 MB

64 MB

Q5. Cache normally sits between: \*

#### Main memory and CPU

Primary memory and Secondary memory

Main memory and I/O module

Processor and I/O module

Q1. In random access method, Access time ----- location or previous access \*

depends on

is independent of

None of the above

Q2. Type of access method used in tape is*
Direct Sequential Random Associative
Q3. Rate at which data can be transferred into or out of a memory unit is known as *
Memory Cycle time Access time Transfer Rate None of the above
Q4. Unit of transfer for external memory is represented as *
Wor d block bits none of these
Q5. Speed of Cache is normallyspeed of main memory *
greater than less than equal to that of none of these
Q1. The transmission technique used by QPI is known as (LVDS) which stands for: *
low variable direct signaling low voltage differential signaling low voltage direct signaling low variable differential signaling

Q2. <sup>-</sup>	The	main	function	of the	root	comp	olex	is:	*
------------------	-----	------	----------	--------	------	------	------	-----	---

- -It acts as a buffering device, to deal with difference in data rates between I/O controllers and Memory and processor components.
- -It translates between PCIe transaction formats and the processor and memory signal and control requirements
- -Both of the above
- -None of these

Multiprocessor None of these

Q3. Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields: the first byte contains the opcode and the remainder the immediate operand or an operand address. Then the maximum directly addressable memory capacity (in bytes) is: *
32MB
64MB
16MB
8MB
Q4. The generally changes with the changing technology. *
Architecture
Organization
none of these
Q5. The processor used in a smartphone is an example of: *
Application Processor
Tiny Processor

Q1. Speed of L2 cache is -----speed of L1 cache. \*
more than
less than

equal to that of None of these
Q2. Size of L2 cache issize of L1 cache. *
less than equal to that of greater than None of these
Q3. Direct Mapping technique Maps each block of main memory into possible cache line. *
only one two multiple None of these
Q4. Number of address lines required to address 16MByte Main Memory is *
14 bits 24 bits 20 bits 10 bits
Q5. The processor used in a smartphone is an example of: *
Application Processor Tiny Processor Multiprocessor None of these
Q1. During the execution of a program which gets initialized first? *
MDR PC IR MAR

Q2. If a system is 64 bit machine, then the length of each word will be *
4 bytes 8 bytes 16 bytes 12 bytes
Q3. In a particular Data segment (DS) the effective address is calculated as *
DS + Offset  10 * DS + Offset  DS+ offset*10  None of these
Q4. 24 Bit address line is required to address Main Memory *
8 MByte 16 MByte 20 MByte 24 MByte
Q5. In an IAS computer what Contains the address of the next instruction pair to be fetched from memory. *
program counter Memory buffer register Memory address register Instruction buffer register

Quiz 23 Section D	10/10 <b>2</b>
Email * 1941012406.blkash@gmail.com	
Name * Bikash Kumar Dash	
Registration Number * 1941012406	
✓ Q1. Speed of L2 cache isspeed of L1 cache.*	2/2
more than less than equal to that of None of these	¥
✓ Q2. Size of L2 cache issize of L1 cache. *	2/2
equal to that of greater than None of these	~
Q3. Direct Mapping technique Maps each block of main memposable cache line. *	ory into2/2
only one     two     multiple     None of these	~
✓ Q4. Number of address lines required to address 16MByte Ma is *	in Memory 2/2
14 bits 24 bits 20 bits 10 bits	<b>V</b>
✓ Q5. The processor used in a smartphone is an example of: *	2/2
Application Processor  Tiny Processor  Multiprocessor  None of these	4

This form was created inside of SIKSHA O ANUSANDHAN.

This form was created inside of SIKSHA © ANUSANDHAN.

Quiz 18 Total points 10/10	0
Email * 1941012406.bikash@gmail.com	
Name * Bikash Kumar Dash	
Registration Number * 1941012406	
✓ Q1. The signal sent to the device from the processor after receiving an Interrupt is *	2/2
Return signal  Interrupt-acknowledge  Service signal  Permission signal	V
✓ Q2. CISC stands for*	2/2
Complete Instruction Sequential Compilation  Complex Instruction Set Computer  Computer Integrated Sequential Compiler  None of these	*
✓ G3. During the execution of a program which gets initialized first? *	2/2
○ MDR  ● PC  ○ MAR	~
Q4. When dealing with multiple device interrupts, which mechanism is easy to implement? *	2/2
Vectored interrupts  Polling method  Interrupt nesting  None of these	1
✓ Q5. The stack segment register contains *	2/2
base address of the stack segment     address of the stack segment     pointer address of the stack segment     data in the stack segment	4

This form was created inside of SIKSHA O ANUSANDHAN.

Quiz 17 Total points 10/10	0
Email * 1941012406.bikash@gmail.com	
Name * Bikash Kumar Dash	
Registration Number * 1941012406	
<ul> <li>Q1. Which layer is responsible for reliable transmission and flow control</li> </ul>	* 2/2
Physical  Link  Routing  Protocol	1
✓ Q2. The Link layer's unit of transfer is an 80-bit*	2/2
Phit  Fit  packets  Nome of these	~
O3. In Protocol layer, is defined as the unit of transfer *  Phil  O min	2/2
packet     None of these	1
Q4. The peripheral component interconnect (PCI) is a popular high- bandwidth, bus *	2/2
processor-dependent processor-independent None of these	1
O5. The PCIe protocol architecture includesnumber of layers *  3  4  2  1	2/2

100

## 8086 MICROPROCESSOR

Q1. 8086 microprocessor supports modes of operation.
A. 2 B. 3 C. 4 D. 5
ANS1. A
Q2. 8086 can access up to memory.
A. 512 KB B. 1 MB C. 2 MB D. 256 KB
ANS1. B
Q3. 8086 has address bus.
<ul><li>A. 16-bit</li><li>B. 18-bit</li><li>C. 20-bit</li><li>D. 24-bit</li></ul>
ANS1. C
Q4. Which flag is set to 1 when the result of arithmetic or logical operation is zero else it is set to zero
<ul><li>A. Trap flag</li><li>B. Zero flag</li><li>C. Carry flag</li><li>D. Overflow flag</li></ul>
ANS1. B
Q5. Which flag represents the result when the system capacity is exceeded?
<ul><li>A. Trap flag</li><li>B. Auxiliary flag</li><li>C. Carry flag</li><li>D. Overflow flag</li></ul>
ANS1. B
Q6. It is used to write the data into the memory or the output device depending on the status of M/IC signal.

A. IR

	HR WR
ANS1. D	
Q7. Which i	instruction is used to load the address of operand into the provided register?
A. B. C.	LEA LDS LES LAHF
ANS1. A	
Q8. The dif	ferent ways in which a source operand is denoted in an instruction is known as:
В. С.	Instruction Set Interrupts Architecture Addressing Modes
ANS1. D	
Q9. A micro	oprocessor is a chip integrating all the functions of a CPU of a computer.
В. С.	multiple single double triple
ANS1. B	
Q10. The w	ork of EU is
В. С.	encoding decoding processing calculations
ANS1. B	
Q11. The re	egister used to store the flags is called as
В. С.	Flag register Status register Test register Log register
ANS 11. B	
Q12. The 16	5 bit flag of 8086 microprocessor is responsible to indicate

B. HLDA

	В. С.	The condition of result of ALU operation The condition of memory The result of addition The result of subtraction
ANS 12.	Α	
Q13. Th	e CF	is known as
	В. С.	Carry flag Condition flag Common flag Single flag
ANS 13.	Α	
Q14. Th	e SF	is known as
	В. С.	Service flag Sign flag Single flag Condition flag
ANS 14.	В	
Q15. Th	e IF	is known as
	В. С.	Initial flag Indicate flag Interrupt flag Inter flag
ANS 15.	С	
Q16. Th	e IF	is known as
	A. B. C. D.	Initial flag Indicate flag Interrupt flag Inter flag
ANS 16.	С	
Q17. Th	e IF	is known as
	A. B. C. D.	Initial flag Indicate flag Interrupt flag Inter flag

#### ANS 17. C

Q18. The instruction that is used to transfer the data from source operand to destination operand is :

- A. Data copy / transfer instruction
- B. Branch instruction
- C. Arithmetic / logical instruction
- D. String instructions

ANS 17. C

C. IR

### **CHAPTER 1: BASIC CONCEPTS AND COMPUTER EVOLUTION**

Q1		bus structure is usually used to connect I/O devices
	A.	Single bus
	В.	Multiple bus
	C.	Star bus
	D.	RAM bus
ANS 1.	4	
Q2. The	ma	in advantage of using single bus structure is
	A.	Fast data transfers
	В.	Cost effective connectivity and speed
	C.	Cost effective connectivity and ease of attaching peripheral devices
	D.	None of the above
ANS 2. 0	2	
Q3. The	ISA	standard buses are used to connect
	A.	RAM and Processor
	В.	GPU and Processor
	C.	Hard-disk and Processor
	D.	CD / DVD drives and Processor
ANS 3. 0	2	
Q4. Which registers can interact with the secondary storage?		
	A.	MAR
	В.	PC

D.	AC
ANS 4. A	
Q5. To exte	end the connectivity of the processor bus we use
В. С.	PCI Bus SCSI Bus Controllers Multiple Bus
ANS 5. A	
Q6. A sourc	ce program is usually written in
В. С.	Assembly language Machine-level language High-level language Natural language
	_ are numbers and encoded characters which are generally used as operands.
A. B. C.	Input Data Information Stored values
ANS 7. B	
Q8. The AL	U stores the immediate result in
В. С.	Accumulator Queue Stack Memory locations
ANS 8. A	
Q9. The co	ntrol unit controls other units by generating
В. С.	Control signals  Timing signals  Transfer signals  Command signals
ANS 9. B	
Q10. The ex	xtremely small and fast RAM is known as
A.	Cache

E	3. Heaps
(	C. Accumulators
[	D. Stacks
ANS 10.	A
Q11. The	smallest entity of memory is called
A	A. <mark>Cell</mark>
E	Block
(	C. Instance
	D. Unit
ANS 11.	A
Q12. The	branch of study that deals with the computer system's conceptual design and basic overview is :
A	A. Computer Anatomy
E	3. Computer Architecture
(	C. Computer OS
[	D. Computer Interface
ANS12. E	
Q13. Wh	ich of the following technologies was used in second generation computer?
A	A. Vacuum Tubes
E	3. Transistors
(	C. Integrated Circuits
[	D. VLSI Circuits
ANS13. E	
	CHAPTER 2: PERFORMANCE ISSUES
Q1	are used to overcome the difference in data transfer speeds of various devices.
A	A. Speed enhancing circuitry

ANS 1. D

B. Bridge circuitsC. Multiple buses

D. Buffer registers

Q2. Two processors A and B have clock frequencies of 700 MHz and 900MHz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster?		
	Both takes equal amount of time None of the above	
ANS 2. A		
Q3. A processor performing fetch or decoding of different instruction during the execution of another instruction is called		
В. С.	Super-scaling Pipelining Parallel computation Architecture	
ANS 3. B		
Q4. The clock rate of the processor can be improved by		
В.	Improving the IC technology of the logic circuits Reducing the amount of processing done in one step By using the over-clocking method All of the above	
ANS 4. D		
Q5. SPEC st	ands for	
В. С.	Standard Performance Evaluation Code System Processing Enhancing Code System Performance Evaluation Corporation Standard Processing Enhancement Corporation	
ANS 5. C		
Q6. CISC stands for		
A. B. C. D.	Complete Instruction Sequential Compilation Computer Integrated Sequential Compiler Complex Instruction Set Computer Complex Instruction Sequential Compilation	
ANS 6. C		
Q7. Which	instruction is used to load the address of operand into the provided register?	
A.	LEA	

		LDS
		LAUE
	υ.	LAHF
NS1. A		
Q8. The	diff	Ferent ways in which a source operand is denoted in an instruction is known as:
	A.	Instruction Set
		Interrupts
		Architecture
	D.	Addressing Modes
NS1. D		
Ղ9. A m	icro	processor is a chip integrating all the functions of a CPU of a computer.
	A.	multiple
	В.	
		double
	D.	triple
ANS1. B		
Q10. The	e w	ork of EU is
	A.	encoding
	В.	decoding
		processing
	D.	calculations
NS10. I	В	
Q11. Wł	nich	of the following is the important characteristics of computers?
	E.	speed
	F.	accuracy
	G.	storage
	H.	all of the above
NS11. I	D	
Q12. Wł	nich	of the following is not a hardware component of computer?
	A.	memory
	В.	scanner
	C.	operating system
	D.	CPU
ANS12. (	С	

# CHAPTER 3: A TOP-LEVEL VIEW OF COMPUTERFUNCTION AND INTERCONNECTION

Q1. During the execution of a program which gets initialized first?				
	MDR IR PC MAR			
ANS1. C				
Q2. The decoded instruction is stored in				
В. С.	PC Registers AC			
ANS1. A				
Q3. Which of the register(s) of the processor is / are connected to Memory Bus?				
В. С.				
ANS1. B				
Q4. ISP stands for				
В. С.	Instruction Set Processor Information Standard Processing Interchange Standard Protocol Interrupt Service Procedure			
ANS1. A				
Q5. The interrupt request line is a part of the				
A.	Data line			

B. Control line

	Address line None of the above
ANS1. B	None of the above
	nal set to the device from the processor to the device after receiving an interrupt is
A. B. C.	Interrupt acknowledge Return signal Service signal Permission signal
ANS1. A	
	CHAPTER 4: CACHE MEMORY
Q1. To redu	uce the memory access time we generally make use of
В. С.	Heaps SSD SDRAMs Cache memory
ANS 1. D	
Q2	is usually used to increase the size of physical memory.
В. С.	Secondary memory  Virtual memory  Hard-disk  Disks
ANS 2. B	
Q3. The int	ernal components of the processor are connected by
	Processor intra-connectivity circuitry Processor bus Memory bus Single bus
ANS 3. B	
Q4. During	the execution of instructions, a copy of the instructions is placed in the
A.	Register

B. RAM				
C. Main memory				
D. Cache				
ANS 4. D				
Q5. To get the physical address from the logical address generated by CPU we use				
<ul><li>A. MAR</li><li>B. MMU</li><li>C. Overlays</li><li>D. TLB</li></ul>				
ANS 5. B				
Q6. During the transfer of data between the processor and memory we use				
<ul><li>A. Cache</li><li>B. TLB</li><li>C. Buffers</li><li>D. Registers</li></ul>				
ANS 6. D				
Q7 method is used to map logical address of variable length onto physical memory.				
<ul><li>A. Paging</li><li>B. Overlays</li><li>C. Segmentation</li><li>D. Paging with segmentation</li></ul>				
ANS1. C				
Q8. Physical memory is divided into sets of finite size called as				
<ul><li>A. Frames</li><li>B. Pages</li><li>C. Blocks</li><li>D. Vectors</li></ul>				
ANS1. A				
Q9. What is the high speed memory between the main memory and the CPU called?				
<ul><li>A. Registers</li><li>B. Cache memory</li><li>C. Secondary storage memory</li><li>D. Virtual memory</li></ul>				
ANS 9. B				
Q10. Whenever the data is found in the cache memory it is called a				

A. B. C. D.	HIT MISS FOUND ERROR			
ANS 10. A				
Q11. The tr	ansfer between CPU and Cache is called			
В. С.	Block transfer  Word transfer  Set transfer  Associative transfer			
ANS 11. B				
Q12. LRU st	tands for			
В. С.	Low Rate Usage Least Rate Usage Least Recently Used Low Required Usage			
ANS 12. C				
Q13. When	the data at a location in cache is different from the data in the main memory, the cache is			
В. С.	Unique Inconsistent Variable Fault			
ANS 13. B				
Q14. Which of the following is not a write policy to avoid Cache Coherence?				
В. С.	Write through Write within Write back Write buffer			
ANS 14. B				
Q15. In	mapping, the data can be mapped anywhere in the Cache Memory.			
C.	Associative Direct Set-associative Indirect			

ANS 15. A	
Q16. Cach	e Memory is implemented using the DRAM chips.
A B	True F <mark>alse</mark>
ANS 16. B	
	COA MCQ CHAPTER 5 & 6
Q1. What	is the permanent memory built into your computer called?
ANS 1. B	
Q2. Stora	ge which stores or retains data after power off is called
B. C.	Volatile storage  Non-volatile storage  Sequential storage  Direct storage
ANS2. B	
Q3. The co	ontents of memory into blocks of the same size is called as
A B C D	EPROM EEPROM
ANS 3. D	
Q4. Main	memory of computer is
A B. C. D	External

ANS 4. A

Q5. Which of the following memories must be refreshed many times per second?

A. EPROM

_		ROM
	2.	
L	).	Dynamic RAM
ANS 5. D		
Q6. A hal	lf-b	yte is known as
-		data
		bit
		half-byte nibble
ا ANS 6. D	<i>J</i> .	IIIDDIE
	tvn	e storage device is
-	۹.	Secondary
		Auxiliary Tertiary
		Primary
ANS 7. A		,
	h c	device is used to back-up the data?
		Floppy disk
		Tape Network drive
	э. Э.	All of the above
ANS 8. D		
		CD you can perform
	۹. 3.	<mark>read</mark> write
		read and write
		none of these
ANS 9. A		
Q10. Flas	sh r	memory is also known as
L	٩.	Flash RAM
-		Flash ROM
(	С.	Flash DRAM
[	Э.	Flash DROM
ANS 10. /	А	
Q11. RAN	M is	s a memory.

A.	External
В.	Internal
C.	Main
D.	Auxiliary
ANS 11. C	
Q12	_ is the permanent memory unit built into the computer systems
A.	
	CPU
	DVD-ROM
D.	RAM
ANS 12. A	
Q13. Hard-	disk drives are considered as storage medium.
A.	Flash
В.	Non-volatile
C.	Temporary
D.	Permanent
ANS 13. B	
Q14. The st	corage element of a SRAM is
A.	Diode
В.	Resistor
C.	Capacitor
D.	Flip-flop
ANS 14. D	
Q15. Capac	city of hard-disk is measured in
A.	Gigabytes
В.	Megabytes
C.	Kilobytes
D.	Bytes
ANS 15. A	

#### **COA MCQ CHAPTER 8**

Q1. Which of the following is not a type of Operating System?

- A. Batch Processing
- B. Multi-programming

- C. Latch Programming
- D. Real time programming

#### ANS 1. C

Q2. BIOS programs are embedded on a chip called

- A. Firmware
- B. IC
- C. Hardware
- D. Application programs

#### ANS 1. A

### **COA MCQ CHAPTER 4**

Q1. LRU s	ctands for
B	Low Rate Usage Least Rate Usage Least Recently Used Low Required Usage
ANS 1. C	
	n the data at a location in cache is different from the data in the main memory, the cache is
Д	a. Unique
В	s. I <mark>nconsistent</mark>
C	. Variable
C	). Fault
ANS 2. B	
Q3. Whic	h of the following is not a write policy to avoid Cache Coherence?
Δ	. Write through
	. Write within
_	. Write back
	). Write buffer
ANS 3. B	
Q4. In	mapping, the data can be mapped anywhere in the Cache Memory.
Δ	a. Associative
В	. Direct
C	. Set-associative
0	). Indirect
ANS 4. A	
Q5. To ge	et the physical address from the logical address generated by CPU we use
Д	. MAR
В	s. <mark>MMU</mark>
C	. Overlays
	o. TLB
ANS 5. B	
Q6. Durir	ng the transfer of data between the processor and memory we use
Δ	a. Cache

В.	TLB
C.	Buffers
D.	Registers
ANS 6. D	
Q7	_ method is used to map logical address of variable length onto physical memory.
	Paging
	Overlays
	Segmentation Paging with segmentation
	Taging with segmentation
ANS1. C	
Q8. Physica	Il memory is divided into sets of finite size called as
A.	Frames
	Pages
	Blocks
D.	Vectors
ANS1. A	
Q9. What is	s the high speed memory between the main memory and the CPU called?
A.	Registers
В.	Cache memory
	Secondary storage memory
D.	Virtual memory
ANS 9. B	
Q10. When	ever the data is found in the cache memory it is called a
A.	HIT
В.	MISS
C.	FOUND
D.	ERROR
ANS 10. A	
Q11. The tr	ansfer between CPU and Cache is called
A.	Block transfer
В.	Word transfer
C.	Set transfer
D.	Associative transfer

ANS 11. B

## **COA MCQ CHAPTER 5 & 6**

Q1. What is the permanent memory built into your computer called?			
E	В. С.	RAM R <mark>OM</mark> CPU CD-ROM	
ANS 1. B			
Q2. Stora	Q2. Storage which stores or retains data after power off is called		
E (	B.   C. :	Volatile storage  Non-volatile storage  Sequential storage  Direct storage	
ANS2. B			
Q3. The	con	tents of memory into blocks of the same size is called as	
E	В. С.	ROM EPROM EEPROM All of the above	
ANS 3. D	)		
Q4. Mair	n me	emory of computer is	
E	В. С.	<mark>Internal</mark> External Both Auxilliary	
ANS 4. A			
Q5. Whic	ch o	f the following memories must be refreshed many times per second?	
E (	В. С. :	EPROM ROM Static RAM Dynamic RAM	
ANS 5. D	)		
Q6. A ha	lf-b	yte is known as	
		data bit	

C. half-byte D. <mark>nibble</mark>	
ANS 6. D	
Q7. USB type storage device is	
<ul><li>A. Secondary</li><li>B. Auxiliary</li><li>C. Tertiary</li><li>D. Primary</li></ul>	
ANS 7. A	
Q8. Which device is used to back-up the data?	
<ul><li>A. Floppy disk</li><li>B. Tape</li><li>C. Network drive</li><li>D. All of the above</li></ul>	
ANS 8. D	
Q9. With a CD you can perform	
<ul><li>A. read</li><li>B. write</li><li>C. read and write</li><li>D. none of these</li></ul>	
ANS 9. A	
Q10. Flash memory is also known as	
<ul><li>A. Flash RAM</li><li>B. Flash ROM</li><li>C. Flash DRAM</li><li>D. Flash DROM</li></ul>	
ANS 10. A	
Q11. RAM is a memory.	
<ul><li>A. External</li><li>B. Internal</li><li>C. Main</li><li>D. Auxiliary</li></ul>	
ANS 11. C	
Q12 is the permanent memory unit built into the computer system	ıs.

A.	RUM
В.	CPU
C.	DVD-ROM
	RAM
٥.	10 000
ANS 12. A	
Q13. Hard-	disk drives are considered as storage medium.
A.	Flash
В.	Non-volatile
	Temporary
	Permanent
ANS 13. B	
Q14. The st	torage element of a SRAM is
A.	Diode
В.	Resistor
C.	Capacitor
	Flip-flop
5.	
ANS 14. D	
Q15. Capac	city of hard-disk is measured in
A.	Gigabytes
В.	Megabytes
C.	Kilobytes
D.	•
3.	, · · · ·
ANS 15. A	

### **COA MCQ CHAPTER 7**

Q1. The main importance of ARM micro-processors is providing operation with		
A.	Low cost and low power consumption	
В.	Higher degree of multi-tasking	
C.	Lower error or glitches	
D.	Efficient memory management	
ANS 1. A		
Q2. ARM p	rocessors are basically designed for	
A.	Mainframe systems	
В.	Distributed systems	
C.	Mobile systems	
D.	Super computers	
ANS2. C		
Q3. The add	dress system supported by ARM system(s) is / are	
A.	Little Endian	
В.	Big Endian	
C.	X-liitle Endian	
D.	Both Little and Big Endian	
ANS 3. D		
Q4. In the A	ARM, PC is implemented using	
A.	Caches	
В.	Heaps	
C.	General Purpose registers	
D.	Stack	
ANS 4. C		
Q5. How m	any registers are there in ARM7?	
A.	35 registers (28 GPR & 7 SPR)	
В.	37 registers (28 GPR & 9 SPR)	
C.	37 registers (31 GPR & 6 SPR)	
D.	35 registers (30 GPR & 5 SPR)	
ANS 5. C		
Q6. Which	processor requires more number of registers?	
A.	CISC	

B. ISA

	RISC ANNA
ANS 6. C	
Q7. The me	ethod which offers higher speeds of I/O transfers is
В. С.	Interrupts Memory mapping Program-controlled I/O DMA
ANS 7. D	
Q8. In men	nory-mapped I/O
В. С.	The I/O devices have a separate address space  The I/O devices and the memory share the same address space  A part of the memory is specifically set aside for the I/O operation  The memory and I/O devices have an associated address space
ANS 8. B	
Q9. The	circuit is basically used to extend the processor BUS to connect devices.
В. С.	Router Repeater Bridge All of the above
ANS 9. C	
Q10. Keybo	pard and Mouse comes under
В. С.	Input peripherals Output peripherals I/O devices None of the above.
ANS 10. A	
A. B. C.	External Internal Main Auxiliary
ANS 11. C	
Q12	_ is the permanent memory unit built into the computer systems.

A.	RUM
В.	CPU
C.	DVD-ROM
	RAM
5.	
ANS 12. A	
Q13. Hard-	disk drives are considered as storage medium.
A.	Flash
В.	Non-volatile
C.	Temporary
	Permanent
ANS 13. B	
Q14. The st	torage element of a SRAM is
A.	Diode
В.	Resistor
C.	Capacitor
	Flip-flop
	The trap
ANS 14. D	
Q15. Capac	city of hard-disk is measured in
A.	Gigabytes
В.	Megabytes
C.	Kilobytes
D.	•
	,
ANS 15. A	

# Chapter 8 – OS – MCQ

1. The systems of generally ran one job at a time. These were called single stream batch processing systems.
Ans: 50's
2. In generation of operating system, operating system designers developed the concept of multiprogramming in which several jobs are in main memory at once.
Ans: Third
3. Which of the following is/are the functions of operating systems? (i) Sharing hardware among users
(ii) Allowing users to share data among themselves. (iii) Recovering from errors. (iv) Preventing users from interfering with one another. (v) Scheduling resources among users.
Ans: All  4 executes most frequently and makes the fine grained decision of which process is to be executed next.
Ans: Short term scheduling
5. With a page is brought into main memory only when the refernce is made to a location on that page.
Ans: Demand paging
6 provides a larger sized of virtual memory but require virtual memory which provides multidimensional memory.
Ans: Segmentation method
7 refers to the ability of an operating system to support multiple threads of execution wi a single process.
Ans: Multithreading
8. A special type of programming language used to provide instructions to the monitor in simple batch processing scheme is known as:
Ans: Job control language
9. Process is :
Ans:
i. A program in ii. An instance of a program iii. The entity that can be execution assigned to and executed

10. The facility that allows programmers to address memory from a ogical point of view, irrespective of the main memory physically available is known as :
Ans: Virtual memory
11. With only one process can execute at a time; meanwhile all other process are waiting for the processor. With more than one process can be running simultaneously each on a different processor.
Ans: Multiprogramming, Multiprocessing
12. Which of the following are the states of a five state process model? (i) Running (ii) Ready (iii) New (iv) Exit (v) Destroy
Ans: i, ii, iii & iv only
13. Routine is not loaded until it is called. All routines are kept on disk in a relocatable load format. The main program is loaded into memory and is executed. This type of loading is called:
Ans: Dynamic linking
14. The hot repeatedly checks if the controller is busy until it is not. It is in a loop that status register's busy bit becomes clear. This is called and a mechanism for the hardware controller to notify the CPU that it is ready is called
Ans: Polling & Interrupt
15. Real time systems are :
Ans: Used for monitoring events as they occur

~	Replacement algorithms used in associative and set-associative mapping of cache memory are: *	
0	LFU	
0	LRU	
0	FIFO	
	All of the above	/
×	Cache Memory is implemented using the DRAM chips. *	0/1
•	TRUE	×
0	FALSE	
Corr	ect answer	
•	FALSE	
~	LRU stands for*	1/1
0	Low Rate Usage	
0	Least Rate Usage	
•	Least Recently Used	<b>✓</b>
0	Low Required Usage	
×	When the data at a location in cache is different from the data located in the main memory, the cache is called *	0/1
	cache is different from the data located in the main memory, the cache is called*	0/1
0	cache is different from the data located in the main memory, the cache is called*  Unique	0/1
0	cache is different from the data located in the main memory, the cache is called*  Unique Inconsistent	0/1
0 0	cache is different from the data located in the main memory, the cache is called*  Unique Inconsistent  Variable	0/1
0 0 0	cache is different from the data located in the main memory, the cache is called*  Unique Inconsistent  Variable  Fault	0/1
0 0 0	cache is different from the data located in the main memory, the cache is called*  Unique Inconsistent  Variable Fault  Other:	0/1
<ul><li>Corr</li></ul>	cache is different from the data located in the main memory, the cache is called*  Unique Inconsistent  Variable  Fault  Other:	0/1
<ul><li>Corr</li></ul>	cache is different from the data located in the main memory, the cache is called*  Unique Inconsistent  Variable Fault  Other:	0/1
<ul><li>Corr</li></ul>	cache is different from the data located in the main memory, the cache is called*  Unique Inconsistent  Variable  Fault  Other:	0/1
<ul><li>Corr</li></ul>	cache is different from the data located in the main memory, the cache is called*  Unique Inconsistent  Variable  Fault  Other:	×
<ul><li>○</li><li>○</li><li>○</li><li>○</li><li>Corrr</li><li>●</li></ul>	cache is different from the data located in the main memory, the cache is called*  Unique   Inconsistent   Variable   Fault   Other:   ect answer   Inconsistent   Which of the following is not a write policy to avoid Cache	×
<ul><li>Corr</li><li>O</li></ul>	cache is different from the data located in the main memory, the cache is called*  Unique   Inconsistent   Variable   Fault   Other: ect answer   Inconsistent    Which of the following is not a write policy to avoid Cache   Coherence? *	×
<ul> <li>○</li> <li>○</li> <li>○</li> <li>Corrr</li> <li>●</li> </ul>	cache is different from the data located in the main memory, the cache is called*  Unique   Inconsistent   Variable   Fault   Other: eect answer   Inconsistent    Which of the following is not a write policy to avoid Cache Coherence? *	×
<ul><li>○</li><li>○</li><li>○</li><li>○</li><li>Corr</li><li>●</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○<td>cache is different from the data located in the main memory, the cache is called*  Unique   Inconsistent   Variable   Fault   Other: ect answer   Inconsistent    Which of the following is not a write policy to avoid Cache Coherence? *  Write through   Write within  </td><td>×</td></li></ul>	cache is different from the data located in the main memory, the cache is called*  Unique   Inconsistent   Variable   Fault   Other: ect answer   Inconsistent    Which of the following is not a write policy to avoid Cache Coherence? *  Write through   Write within	×
<ul><li>○</li><li>○</li><li>○</li><li>○</li><li>Corr</li><li>●</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○</li><li>○<td>cache is different from the data located in the main memory, the cache is called*  Unique   Inconsistent   Variable   Fault   Other:   ect answer   Inconsistent   Which of the following is not a write policy to avoid Cache Coherence? * Write through   Write within   Write back</td><td>×</td></li></ul>	cache is different from the data located in the main memory, the cache is called*  Unique   Inconsistent   Variable   Fault   Other:   ect answer   Inconsistent   Which of the following is not a write policy to avoid Cache Coherence? * Write through   Write within   Write back	×
○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○	cache is different from the data located in the main memory, the cache is called*  Unique   Inconsistent   Variable   Fault   Other:   ect answer   Inconsistent   Which of the following is not a write policy to avoid Cache Coherence? * Write through   Write within   Write back	X 1/1

✓ The instruction, "INC" increases 1/1 the contents of the specified register or memory location by *
O 0
<b>●</b> 1
O 2
O 3
✓ The instruction that enables 1/1 subtraction with borrow is *
O DEC
O SUB
● SBB
O ADC
✓ In general, the source operand of 1/1 an instruction can be *
O memory location
O register
O immediate data
All of these
All of these
<ul> <li>♠ All of these</li> <li>✓ In general, the destination operand of an instruction can be *</li> </ul>
✓ In general, the destination 1/1 operand of an instruction can
✓ In general, the destination 1/1 operand of an instruction can be *
✓ In general, the destination 1/1 operand of an instruction can be *  O memory location
✓ In general, the destination operand of an instruction can be *  Omemory location oregister
✓ In general, the destination operand of an instruction can be *  Omemory location Oregister Oimmediate data
✓ In general, the destination operand of an instruction can be *  Omemory location Oregister Oimmediate data
✓ In general, the destination operand of an instruction can be*  Omemory location Oregister Oimmediate data Omemory location and register ✓ ✓ The instruction, CMP to compare 1/1 source and destination operands,
✓ In general, the destination operand of an instruction can be*  Omemory location Oregister Oimmediate data  memory location and register ✓  The instruction, CMP to compare 1/1 source and destination operands, it performs*
✓ In general, the destination operand of an instruction can be*  Omemory location  register  immediate data  memory location and register  ✓ The instruction, CMP to compare 1/1 source and destination operands, it performs*
✓ In general, the destination operand of an instruction can be*  Omemory location register immediate data memory location and register ✓ The instruction, CMP to compare 1/1 source and destination operands, it performs*

located in the main memory, the

cache is called. \*

- Unique
- Inconsistent
- Variable
- Fault


- ✓ Which of the following is not a 1/1 write policy to avoid Cache Coherence? \*
  - Write through
  - Write within
  - Write back
  - Buffered write
- In Direct Mapping of a cache the 1/1 relation holds good is: \*
  - i = j modulo k
  - i = j modulo m

×	The processor used in a	0/1
	smartphone is an example of: *	

- O Dedicated Processor
- Application Processor
- Tiny Processor
- Multiprocessor

Correct answer

Application Processor



- O High speed processors and require more power
- High speed processors and require 
  less power
- O Low speed processors and require less power
- O Low speed processors and require more power

- ✓ The first microprocessor to be 1/1 launched was: \*
  - 8008
  - 8080
  - **4004**
  - 4040

- X Intel's first 32-bit machine was: \* 0/1
  - 8086
- 80286
- 80386
- Pentium

Correct answer

- 80386
- X The processor used in a 0/1 smartphone is an example of: \*

# docs.google.com/forms/d/e/





- The main structural components 1/1 of a computer are: \*
  - CPU, VDU, Main Memory, Secondary Memory
  - CPU, I/O, Main Memory, System Interconnections
    - CPU, Keyboard, Mouse, Printer
    - CPU, CU, ALU, I/O
- The Von Neumann architecture 1/1 consists of: \*
  - Main Memory, System interconnections, Speakers, Monitor
  - Main Memory, Display Unit, Circuit Board, Power Supply
- Main Memory, ALU, CU, I/O, System Interconnections
- Main Memory, CPU, Secondary Memory, Speakers



# docs.google.com/forms/d/e/





- If the offset of the operand is 1/1 stored in one of the index registers, then it is known as \*
  - base index addressing mode
  - indexed addressing mode
    - relative base indexed addressing mode
  - none of these

The microprocessor can 1/1 read/write 16-bit data from or to

Memory



- I/O devices
- Processor
- None of these























<b>/</b>	During read operation, CPU		1/1
	fetches	*	

- Data
- Instruction
- another address
- all of the above



- 8FFFH
- **4FFEH**
- 5FFEH
- 4FFFH




















- In general, the source operand of 1/1 an instruction can be....... \*
  - memory location
- O register
- immediate data
- All of these

- X In general, the destination 0/1 operand of an instruction can be..... \*
  - memory location
  - register
- immediate data
- memory location and register

Correct answer

memory location and register

✓ The instruction, "INC" increases 1/1 the contents of the specified register or memory location by...... \*

0

1

O 2

 $\bigcirc$  3

✓ The instruction that enables 1/1 subtraction with borrow is..... \*

O DEC

O SUB

SBB

ADC

✓ In general, the source operand of 1/1 an instruction can be....... \*



An example of non-erasable 1/1 memory is: *
RAM
● ROM ✓
CACHE
MAIN MEMORY
Storage which stores or retains 1/1 data after power off is called*
O Volatile storage
Non-volatile storage

This form was created inside SIKSHA 'O' ANUSANDHAN.

Sequential Storage

Direct storage

Google Forms

<b>✓</b>	Which of the following is independent of the address but	1/1 us?
•	Secondary memory	<b>✓</b>
0	Main memory	
0	Cache memory	
0	None of these	
~	An example of non-erasable	1/1
	memory is: *	
0	memory is: * RAM	
<ul><li>•</li></ul>		<b>✓</b>
<ul><li>O</li><li>O</li><li>O</li></ul>	RAM	<b>✓</b>

✓ Storage which stores or retains 1/1 data after power off is called\_ \*









<b>✓</b>	RAID stands for	*	1/1

- Redundant Array of Independent Disks
- Reduced Array of Independent Disks
- Redundant Array of Independent Devices
- IR Redundant Array of Interleaved Disks

- RAID increases the mean time to 1/1 failure. \*
- **FALSE**

**TRUE** 

Which of the following is 1/1 independent of the address bus?


















- ✓ Which of the following is not a 1/1 write policy to avoid Cache Coherence? \*
  - Write through
  - Write within
  - Write back
  - Buffered write

- In Direct Mapping of a cache the 1/1 relation holds good is: \*
- i = j modulo k
- i = j modulo m
- i = j modulo v
- i = j modulo w

This form was created inside SIKSHA 'O' ANUSANDHAN.

Google Forms

✓ When the data at a location in cache is different from the data located in the main memory, the cache is called. *
Unique
Inconsistent
O Variable
Fault
✓ Which of the following is not a 1/1 write policy to avoid Cache Coherence? *
Write through
<ul><li>Write within</li></ul>
Write back
<ul><li>Write back</li><li>Buffered write</li></ul>







# docs.google.com/forms/d/e/





Replacement algorithms used in 1/1 associative and set-associative mapping of cache memory are: \*

- LFU
- LRU
- **FIFO**
- All the above

For a hamming code of parity bit 1/1 m=8, what is the total bits and data bits? \*

- (255, 247)
- (127, 119)
- (31, 26)
- (0, 8)















- LFU
- LRU
- FIFO
- All the above

For a hamming code of parity bit1/1 m=8, what is the total bits and data bits? \*

- (255, 247)
- (127, 119)
- (31, 26)
- $\bigcirc (0,8)$
- ✓ When the data at a location in 1/2 cache is different from the data located in the main memory, the cache is called. \*