

✓ Replacement algorithms used in associative and set-associative mapping of cache memory are: *

- ☐ LFU
- ☐ LRU
- ☐ FIFO
- ☒ All of the above



✗ Cache Memory is implemented using the DRAM chips. *

- ☒ TRUE
- ☐ FALSE



Correct answer

- ☒ FALSE

✓ LRU stands for _____ *

1/1

- ☐ Low Rate Usage
- ☐ Least Rate Usage
- ☒ Least Recently Used
- ☐ Low Required Usage



✗ When the data at a location in cache is different from the data located in the main memory, the cache is called _____ *

0/1

- ☐ Unique
- ☐ Inconsistent
- ☐ Variable
- ☒ Fault
- ☐ Other:



Correct answer

- ☒ Inconsistent

✓ Which of the following is not a write policy to avoid Cache Coherence? *

1/1

- ☐ Write through
- ☒ Write within
- ☐ Write back
- ☐ Buffered write



✓ The instruction, "INC" increases the contents of the specified register or memory location by..... *

☐ 0

☒ 1 ✓

☐ 2

☐ 3

✓ The instruction that enables subtraction with borrow is..... *

☐ DEC

☐ SUB

☒ SBB ✓

☐ ADC

✓ In general, the source operand of an instruction can be..... *

☐ memory location

☐ register

☐ immediate data

☒ All of these ✓

✓ In general, the destination operand of an instruction can be..... *

☐ memory location

☐ register

☐ immediate data

☒ memory location and register ✓

✓ The instruction, CMP to compare source and destination operands, it performs..... *

☐ addition

☒ subtraction ✓

☐ division

☐ multiplication

cache is different from the data located in the main memory, the cache is called. *

- ☐ Unique
- ☒ Inconsistent ✓
- ☐ Variable
- ☐ Fault

✓ Which of the following is not a write policy to avoid Cache Coherence? * 1/1

- ☐ Write through
- ☒ Write within ✓
- ☐ Write back
- ☐ Buffered write

✓ In Direct Mapping of a cache the relation holds good is: * 1/1

- ☐ $i = j \text{ modulo } k$
- ☒ $i = j \text{ modulo } m$ ✓

✗ The processor used in a smartphone is an example of: * 0/1

- ☐ Dedicated Processor
- ☐ Application Processor
- ☐ Tiny Processor
- ☒ Multiprocessor



Correct answer

- ☒ Application Processor

✓ ARM chips are: * 1/1

- ☐ High speed processors and require more power
- ☒ High speed processors and require less power ✓
- ☐ Low speed processors and require less power
- ☐ Low speed processors and require more power



✓ The first microprocessor to be launched was: * 1/1

☐ 8008

☐ 8080

☒ 4004 ✓

☐ 4040

✗ Intel's first 32-bit machine was: * 0/1

☐ 8086

☒ 80286 ✗

☐ 80386

☐ Pentium

Correct answer

☒ 80386

✗ The processor used in a smartphone is an example of: * 0/1



docs.google.com/forms/d/e/

✓ The main structural components 1/1
of a computer are: *

- ☐ CPU, VDU, Main Memory, Secondary Memory
- ☒ CPU, I/O, Main Memory, System Interconnections ✓
- ☐ CPU, Keyboard, Mouse, Printer
- ☐ CPU, CU, ALU, I/O

✓ The Von Neumann architecture 1/1
consists of: *

- ☐ Main Memory, System interconnections, Speakers, Monitor
- ☐ Main Memory, Display Unit, Circuit Board, Power Supply
- ☒ Main Memory, ALU, CU, I/O, System Interconnections ✓
- ☐ Main Memory, CPU, Secondary Memory, Speakers





✓ If the offset of the operand is stored in one of the index registers, then it is known as __* 1/1

- ☐ base index addressing mode
- ☒ indexed addressing mode ✓
- ☐ relative base indexed addressing mode
- ☐ none of these

✓ The microprocessor can read/write 16-bit data from or to __* 1/1

- ☒ Memory ✓
- ☐ I/O devices
- ☐ Processor
- ☐ None of these





✓ During read operation, CPU fetches _____ *

1/1

- ☐ Data
- ☐ Instruction
- ☐ another address
- ☒ all of the above ✓

✓ If the base address of stack segment in 8086 is 4FFF0H, the value in SS register is *

1/1

- ☐ 8FFFH
- ☒ 4FFE H ✓
- ☐ 5FFE H
- ☐ 4FFFH



be..... *

- ☐ memory location
- ☐ register
- ☒ immediate data ✗
- ☐ memory location and register

Correct answer

- ☒ memory location and register

✓ The instruction, CMP to compare 1/1 source and destination operands, it performs..... *

- ☐ addition
- ☒ subtraction ✓
- ☐ division
- ☐ multiplication

This form was created inside SIKSHA 'O' ANUSANDHAN.

Google Forms



✓ In general, the source operand of 1/1 an instruction can be..... *

☐ memory location

☐ register

☐ immediate data

☒ All of these



✗ In general, the destination operand of an instruction can be..... *

0/1

☐ memory location

☐ register

☒ immediate data



☐ memory location and register

Correct answer

☒ memory location and register

✓ The instruction, "INC" increases the contents of the specified register or memory location by..... *

☐ 0

☒ 1



☐ 2

☐ 3

✓ The instruction that enables subtraction with borrow is..... *

☐ DEC

☐ SUB

☒ SBB



☐ ADC

✓ In general, the source operand of an instruction can be..... *



✓ An example of non-erasable memory is: * 1/1

- ☐ RAM
- ☒ ROM ✓
- ☐ CACHE
- ☐ MAIN MEMORY

✓ Storage which stores or retains data after power off is called__ * 1/1

- ☐ Volatile storage
- ☒ Non-volatile storage ✓
- ☐ Sequential Storage
- ☐ Direct storage

This form was created inside SIKSHA 'O' ANUSANDHAN.

Google Forms



✓ Which of the following is independent of the address bus? 1/1

*

- ☒ Secondary memory ✓
- ☐ Main memory
- ☐ Cache memory
- ☐ None of these

✓ An example of non-erasable memory is: 1/1

*

- ☐ RAM
- ☒ ROM ✓
- ☐ CACHE
- ☐ MAIN MEMORY

✓ Storage which stores or retains data after power off is called__ 1/1

*





✓ RAID stands for..... *

1/1

- ☒ Redundant Array of Independent Disks ✓
- ☐ Reduced Array of Independent Disks
- ☐ Redundant Array of Independent Devices
- ☐ IR Redundant Array of Interleaved Disks

✓ RAID increases the mean time to failure. * 1/1

- ☒ TRUE ✓
- ☐ FALSE

✓ Which of the following is independent of the address bus? 1/1

*



✓ Which of the following is not a write policy to avoid Cache Coherence? * 1/1

☐ Write through

☒ Write within ✓

☐ Write back

☐ Buffered write

✓ In Direct Mapping of a cache the relation holds good is: * 1/1

☐ $i = j \text{ modulo } k$

☒ $i = j \text{ modulo } m$ ✓

☐ $i = j \text{ modulo } v$

☐ $i = j \text{ modulo } w$

This form was created inside SIKSHA 'O' ANUSANDHAN.

Google Forms



✓ When the data at a location in cache is different from the data located in the main memory, the cache is called. *

1/1

☐ Unique

☒ Inconsistent



☐ Variable

☐ Fault

✓ Which of the following is not a write policy to avoid Cache Coherence? *

1/1

☐ Write through

☒ Write within



☐ Write back

☐ Buffered write

! ✓ In Direct Mapping of a cache the relation holds good is: *

1/1

✓ Replacement algorithms used in associative and set-associative mapping of cache memory are: *

- ☐ LFU
- ☐ LRU
- ☐ FIFO
- ☒ All the above ✓

✓ For a hamming code of parity bit $m=8$, what is the total bits and data bits? *

- ☒ (255, 247) ✓
- ☐ (127, 119)
- ☐ (31, 26)
- ☐ (0, 8)



✓ Replacement algorithms used in 1/1
associative and set-associative
mapping of cache memory are:

*

☐ LFU☐ LRU☐ FIFO☒ All the above

✓ For a hamming code of parity bit 1/1
 $m=8$, what is the total bits and
data bits? *

☒ (255, 247)☐ (127, 119)☐ (31, 26)☐ (0, 8)

✓ When the data at a location in 1/1
cache is different from the data
located in the main memory, the
cache is called. *

