


OBJECTIVE I: I

a) 2-bit synchronous UP counter using D-flip-flop.



Examination table:


Present state		Next state		Flip flop	
A(t)	B(t)	A(t+1)	B(t+1)	D _A	D _B
0	0	0	1	0	1
0	1	1	0	1	0
1	0	1	1	1	1
1	1	0	0	0	0

$$D_A = AB' + A'B$$

$$D_A = A \oplus B$$

$$D_B = A'B' + AB'$$

$$D_B = B'$$



b) HDL code

Module 2-bit-up (Q_A, Q_B, CLK, D_A, D_B)

Input $D_A, D_B, CLK,$

Output Q_A, Q_B

reg Q_A, Q_B

always @ (posedge CLK)


~~Q_A~~
assign $D_A = Q_A \wedge Q_B$

assign $D_B = \sim Q_B$

end module

OBJECTIVE-II

a) 2-bit down counter using JK flip-flop



Excitation table

Present state		Next state		Flip - flop			
A(t)	B(t)	A(t+1)	B(t+1)	J_A	K_A	J_B	K_B
0	0	1	1	1	X	1	X
0	1	0	0	0	X	X	1
1	0	0	1	X	1	1	X
1	1	1	0	X	0	X	1


~~K-Map~~ ~~K-Map~~ JA

$$J_A = A'B'$$

$$K_A = AB'$$

$$J_B = 1$$

$$K_B = 1$$



b) HDL code

module 2-bit-down($Q_A, Q_B, CLK, J_A, K_A, J_B, K_B$)

Output Q_A, Q_B

Input CLK, J_A, K_A, J_B, K_B

reg Q_A, Q_B

always @ (posedge CLK)

assign $J_B = 1$

assign $K_B = 1$


assign $J_A = (\sim Q_A) \& (\sim Q_B)$

assign $K_A = Q_A \& (\sim Q_B)$

endmodule

OBJECTIVE - III

a) 3-bit up counter using T-flip-flop




Excitation Table

Present state A(t) B(t) C(t)			Next state A(t+1) B(t+1) C(t+1)			T _A	T _B	T _C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

$$T_A = BC$$

$$T_B = C$$

$$T_C = 1$$



b) HDL code:-

```
Module 3-bit-up(QA, QB, QC, TA, TB, TC, CLK)
```

```
Input TA, TB, TC
```

```
Output QA, QB, QC
```

```
Wire DTA, DTB, DTC
```

```
always @ (posedge CLK)
```

```
assign DTA = QB & QC;
```

```
assign DTB = QC;
```

```
assign DTC = 1;
```

```
endmodule
```

III LAB:

<u>S.NO</u>	<u>Name of component</u>	<u>specification</u>	<u>Quantity</u>
1	D-flip-flop	7474	1
2	XOR	7486	1
3	Inverter	7404	1
4	J-K-flip-flop	7476	1
5	AND	7408	1
6	T-flip-flop	7476	2

Conclusion

- 1) The output of the 3-bit up counter ~~can be used~~ is a digital circuit that counts up from 0 to 3 and then resets back to 0.


2) A 2-bit Synchronous down counter using JK-Flip-flop is a digital circuit that counts down from 3 to 0 and then resets back to 3.

3) A 3-bit Synchronous up counter using T-Flip-flops is a digital circuit that counts up from 0 to 7 and then resets back to 0.

IV. POST LAB:

1) 3 flip-flop will be complemented in a 10-bit binary ripple counter to reach the next count after the following count 1001100111.

2) $0 \rightarrow 1 \rightarrow 2 \rightarrow 4 \rightarrow 6$



0-000
1-001
2-010
3-011
4-100
5-101
6-110
7-111

Present state			Next state			Flip flop		
A(t)	B(t)	C(t)	A(t+1)	B(t+1)	C(t+1)	D _A	D _B	D _C
0	0	0	0	0	1	0	0	0
0	0	1	0	1	0	0	1	0
0	1	0	1	0	0	1	0	0
0	1	1	X	X	X	X	X	X
1	0	0	X	X	X	X	X	X
1	0	1	X	X	X	X	X	X
1	1	0	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X

$$D_A = A \oplus B$$

~~D_B~~

K-map for D_B

K-map for D_C

A \ BC	00	01	11	10
A'	0	0	X	1
A	1	X	X	0

A \ BC	00	01	11	10
A'	0	1	X	0
A	1	X	X	0

$$D_C = 0$$

$$I = \begin{cases} A'B'C \\ A'BC' \end{cases} = A'B$$

$$I = \begin{cases} A'B'C \\ A'BC \\ AB'C \\ ABC \end{cases} = C$$

$$II = \begin{cases} AB'C' \\ AB'C \end{cases} = AB'$$

$$II = \begin{cases} AB'C' \\ AB'C \end{cases} = AB'$$

$$D_A = A'B + AB'$$

$$D_A = A \oplus B$$

$$D_B = C + AB'$$

$$D_C = 0$$

