




	ITER, SIKSHA 'O' ANUSANDHAN (Deemed to be University)			Assignment
Branch	Computer Science and Engineering	Programme	B.Tech	
Course Name	Digital Logic Design	Semester	III	
Course Code	EET1211	Academic Year	2022/Odd	
Assignment-2	Topic- Gate-level Minimization and Combinational Logic		GP-1	
Learning Level (LL)	L1: Remembering	L3: Applying	L5: Evaluating	
	L2: Understanding	L4: Analysing	L6: Creating	
Q's	Questions		COs	LL
1	<p>If the input to the digital circuit (in the figure) consisting of a cascade of 20 XOR gates is <math>X</math>, then the output <math>Y</math> is equal to</p> <p style="text-align: right;">[2002]</p>		CO2	L2
2	<p>The output <math>Y</math> in the circuit below is always '1' when</p> <p style="text-align: right;">[2011]</p>		CO2	L4
3	<p>In the circuit shown in the figure, if <math>C = 0</math>, the expression for <math>Y</math> is</p> <p style="text-align: right;">[2014]</p>		CO2	L2
4	<p>For the logic circuit shown in the figure, the required input condition (<math>A, B, C</math>) to make the output (<math>X</math>) = 1 is</p> <p style="text-align: right;">[2000]</p>		CO2	L2
5	<p>The output of the logic gate in figure is</p> <p style="text-align: right;">[1997]</p>		CO2	L3
6	<p>The minimum number of NAND gates required to implement the Boolean function <math>A + AB + \bar{A}\bar{B}C</math> is equal to</p> <p>(a) Zero                                      (b) 1</p> <p>(c) 4    (d) 7</p> <p style="text-align: right;">[1995]</p>		CO2	L2

7	<p>For the circuit shown below the output <math>F</math> is given by</p>  <p style="text-align: right;">[1988]</p>	CO2	L3																																				
8	<p>In the figure shown, the output <math>Y</math> is required to be <math>Y = AB + \overline{C} \overline{D}</math>. The gates <math>G_1</math> and <math>G_2</math> must be, respectively.</p> <p style="text-align: right;">[2015]</p>  <p>(A) NOR, OR                      (B) OR, NAND (C) NAND, OR                  (D) AND, NAND</p>	CO2	L2																																				
9	<p>Which of the following Boolean expressions correctly represents the relation between <math>P, Q, R</math> and <math>M_1</math>?</p>  <p>(a) <math>M_1 = (P \text{ OR } Q) \text{ XOR } R</math> (b) <math>M_1 = (P \text{ AND } Q) \text{ XOR } R</math> (c) <math>M_1 = (P \text{ NOR } Q) \text{ XOR } R</math> (d) <math>M_1 = (P \text{ XOR } Q) \text{ XOR } R</math></p> <p style="text-align: right;">[2008]</p>	CO2	L2																																				
10	<p>The number of product terms in the minimized sum-of-product expression obtained through the following K-map is (where '<math>d</math>' denotes don't care states)</p> <table border="1" style="margin: 10px auto;"> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td><math>d</math></td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td><math>d</math></td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> </table> <p>(a) 2                                  (b) 3 (c) 4                                  (d) 5</p> <p style="text-align: right;">[2005]</p>	1	0	0	1	0	$d$	0	0	0	0	$d$	1	1	0	0	1	CO2	L3																				
1	0	0	1																																				
0	$d$	0	0																																				
0	0	$d$	1																																				
1	0	0	1																																				
11	<p>The truth table for the output <math>Y</math> in terms of three inputs <math>A, B</math> and <math>C</math> are given in Table. Draw a logic circuit realization using only NOR gates.</p> <table border="1" style="margin: 10px auto;"> <tr><td><math>A</math></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td><math>B</math></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td><math>C</math></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td><math>Y</math></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> </table> <p style="text-align: right;">[1993]</p>	$A$	0	1	0	1	1	1	0	1	$B$	0	0	1	1	0	0	1	1	$C$	0	0	0	0	1	1	1	1	$Y$	1	1	1	0	1	0	0	0	CO2	L3
$A$	0	1	0	1	1	1	0	1																															
$B$	0	0	1	1	0	0	1	1																															
$C$	0	0	0	0	1	1	1	1																															
$Y$	1	1	1	0	1	0	0	0																															

12	<p>Consider the combinational circuit shown above.</p> <p>a. Derive the Boolean expressions for <math>T_1</math> through <math>T_4</math>. Evaluate the outputs <math>F_1</math> and <math>F_2</math> as a function of the four inputs.</p> <p>b. List the truth table with 16 binary combinations of the four input variables. Then list the binary values for <math>T_1</math> through <math>T_4</math> and outputs <math>F_1</math> and <math>F_2</math> in the table.</p>	CO3	L4
13	Design a combinational circuit with three inputs, $x$ , $y$ , and $z$ , and three outputs, $A$ , $B$ , and $C$ . When the binary input is 0, 1, 2, or 3, the binary output is two greater than the input. When the binary input is 4, 5, 6, or 7, the binary output is three less than the input.	CO3	L6
14	Construct a $16 \times 1$ multiplexer with two $8 \times 1$ and one $2 \times 1$ multiplexers. Use block diagrams	CO3	L6
15	Design a combinational circuit that converts a four-bit Gray code to a four-bit binary number. Write a Verilog dataflow model of the circuit.	CO3,CO6	L6
16	Construct a 5-to-32-line decoder with four 3-to-8-line decoders with enable and a 2-to-4-line decoder. Use block diagrams for the components.	CO3	L6
17	<p>Using a decoder and external gates, design the combinational circuit defined by the following three Boolean functions:</p> <p>(a) <math>F_1 = x'yz' + xz</math>                      (b) <math>F_1 = (y' + x)z</math>  <math>F_2 = xy'z' + x'y</math>                      <math>F_2 = y'z' + x'y + yz'</math>  <math>F_3 = x'y'z' + xy</math>                      <math>F_3 = (x + y)z</math></p>	CO3	L6
18	<p>Implement the following Boolean function with a multiplexer</p> <p>(a) <math>F(A, B, C, D) = \Sigma(0, 2, 5, 8, 10, 14)</math>  (b) <math>F(A, B, C, D) = \Pi(2, 6, 11)</math></p>	CO3	L3
19	<p>Write the HDL gate-level description of 4bit priority encoder circuit given below.</p>	CO6	L4
20	<p>An <math>8 \times 1</math> multiplexer has inputs <math>A</math>, <math>B</math>, and <math>C</math> connected to the selection inputs <math>S_2</math>, <math>S_1</math>, and <math>S_0</math>, respectively. The data inputs <math>I_0</math> through <math>I_7</math> are as follows:</p> <p>(a) <math>I_1 = I_2 = I_7 = 0</math>; <math>I_3 = I_5 = 1</math>; <math>I_0 = I_4 = D</math>; and <math>I_6 = D'</math>.  (b) <math>I_1 = I_2 = 0</math>; <math>I_3 = I_7 = 1</math>; <math>I_4 = I_5 = D</math>; and <math>I_0 = I_6 = D'</math>.</p> <p>Determine the Boolean function that the multiplexer implements.</p>	CO3	L2

Assignment 2	Topic: Gate-level Minimization and Combinational Logic	Date of Assignment2: 24.11.2022	Date of Submission: 03.12.2022
--------------	--	------------------------------------	-----------------------------------

**Note:**

1. assignment carries weightage of **20 marks out of 100**
2. Course outcome CO1 to CO2 was covered.

Course Outcomes	CO1	Able to State and explain different number systems, binary codes
	CO2	Able to apply the principles of Boolean algebra and Karnaugh map to simplify logic expressions and implement it using gates
	CO3	Able to Analyse and design various combinational circuits
	CO4	Able to Analyse and design different synchronous and asynchronous sequential circuits
	CO5	Able to Analyse and design various Memory, Programmable Logic circuits and register transfer level
	CO6	Able to implement various digital circuits using HDL and Standard ICs.