OR BE UNITED TO BE UNITED		ITER, SIKSHA 'O'	ANUSANDHA University)	N (Deeme	ed to	be	Ass	ignment
Brancl	 h	Computer Science and Engineering Programme					B.Tech	
Course Name		Digital Logic Design		Semester			III	
Course	e Code	EET1211 Academic Year					20	22/Odd
Assig	Assignment-3 Topic- Synchronous Sequential Logic							
Learning Level		L1: Remembering L3: Applying L5				Evaluating		
(LL)		L2: Understanding	<b>L4</b> : Analysing		<b>L6</b> : C	reating		
Q's		Questi	ons			COs		LL
1	In a J-K flip-flop we have $J = \overline{Q}$ and $K = 1$ (see figure) Assuming the flip-flop was initially cleared and then clocked for 6 pulses, the sequence at the Q output will be							L4
2	In the circuit shown, choose the correct timing diagram of the output (Y) from the given waveforms W <sub>1</sub> , W <sub>2</sub> , W <sub>3</sub> and W <sub>4</sub> .  CLK  TFP  Output (Y)  CLK  V  V  V  V  V  V  V  V  V  V  V  V  V							L2

3	The initial contents of the 4-bit serial-in-parallelout, right-shift, Shift Register shown in the figure is 0110. After three clock pulses are applied, the contents of the Shift Register will be  Serial in 0 1 1 0	CO4	L2
4	The outputs of the two flip-flops $Q_1$ , $Q_2$ in the figure shown are initialized to 0, 0. The sequence generated at $Q_1$ upon application of clock signal is $ \begin{array}{cccccccccccccccccccccccccccccccccc$	CO4	L2
5	A three bq pseudo random number generator is shown. Initially the value of output $Y = Y_2$ $Y_1Y_0$ is set to 111. The value of output $Y$ after three clock cycles is $\begin{array}{cccccccccccccccccccccccccccccccccccc$	CO4	L4

6	A mod-n counter using a synchronous binary up-counter with synchronous clear input is shown in the figure. The value of n is  CLOCK  CLOCK  CLEAR QD  CLCCC  CLCC  CLCCC  CLCCC  CLCCC  CLCC  CLCCC  CLCCC  CLCCC  CLCC  CLCC  CLCCC  CLCC  C	CO4	L2
7	A 4-bit shift register circuit configured for right-shift operation, i.e. $D_{\rm in} \to A, A \to B, B \to C, C \to D$ , is shown. If the present state of the shift register is ABCD = 1101, the number of clock cycles required to reach the state ABCD = 1111 is $D_{\rm in} = A B C D$ [2017]	CO4	L2
8	A sequential circuit has one flip-flop $Q$ , two inputs $x$ and $y$ , and one output $S$ . It consists of a full-adder circuit connected to a $D$ flip-flop, as shown in Fig. P5.7. Derive the state table and state diagram of the sequential circuit. $ \begin{array}{c} x \\ y \\ \end{array} $ Full adder $ C \\ C \\$	CO4	L4
9	Derive the state table and the state diagram of the sequential circuit shown in Fig. P5.8. Explain the function that the circuit performs. (IIDL—see Problem 5.36.)	CO4	L4
10		CO4	L2

	Next	State	Ou	tput	
<b>Present State</b>	x = 0	x = 1	x = 0	x = 1	
а	f	b	0	0	
$\boldsymbol{b}$	d	c	0	0	
c	f	e	0	0	
d	g	a	1	0	
e	d	c	0	0	
f	f	b	1	1	
g	g	h	0	1	
h	g	a	1	0	
Draw the corresponding Tabulate the reduced so Draw the state diagram	state table.		educed state	table.	

Assignment 3	Topic: Synchronous Sequential	Date of Assignment3:	Date of Submission:
	Logic	11.01.2023	16.01.2023

## Note:

- 1. assignment carries weightage of 20 marks out of 100
- 2. Course outcome CO4 to CO6 was covered.

	CO1	Able to State and explain different number systems, binary codes
	CO2	Able to apply the principles of Boolean algebra and Karnaugh map to simplify logic expressions and implement it using gates
Course	CO3	Able to Analyse and design various combinational circuits
Outcomes	CO4	Able to Analyse and design different synchronous and asynchronous sequential circuits
	CO5	Able to Analyse and design various Memory, Programmable Logic circuits and register transfer level
	CO6	Able to implement various digital circuits using HDL and Standard ICs.