



```
objl.v × objl_tb.v × Untitled 7 ×
                                                                                                                             ? & Ľ
/home/student/Laxmidhar_2141019147/Lab 6/Lab 6.srcs/sources_1/new/obj1.v
Q \mid \exists \exists \mid \bullet \mid \Rightarrow \mid X \mid \blacksquare \mid \blacksquare \mid X \mid // \mid \blacksquare \mid Q
                                                                                                                                 ٥
         // Additional Comments:
18
        //Name: Laxmidhar Sahu
19
20
21
         //Regd No: 2141019147
22
23 🖨
         //Sec: CSE-M
24
25 🖯
         module obj1(
26
           input a3,
27
             input a2,
28
            input al,
29
             input a0,
30
             input b3,
31
             input b2,
32
             input b1,
33
             input b0,
34
             output y
35
     0
36
             );
37
             assign y =(~(a3^b3))&(~(a2^b2))&(~(a1^b1))&(~(a0^b0));
38
39 🖨
         endmodule
40
```

```
obj1.v x obj1_tb.v x Untitled 7 x
/home/student/Laxmidhar_2141019147/Lab 6/Lab 6.srcs/sim_1/new/obj1_tb.v
                                                                                                                   X
Q 🕍 ← → 🐰 🖺 🖿 🗙 // 🖩 🗘
                                                                                                                   Ф
22
23 🖨
       module obj1_tb();
24
       reg a3,a2,a1,a0,b3,b2,b1,b0;
25
       wire y;
26
       obj1 dut(a3,a2,a1,a0,b3,b2,b1,b0,y);
27 🖯
       initial begin
28
    O a3=1;a2=0;a1=0;a0=1;
    O |b3=0;b2=0;b1=1;b0=1;
29
    O #10
    O a3=1;a2=1;a1=0;a0=0;
31
    O b3=1;b2=1;b1=0;b0=0;
32
    O #10
33
    O a3=0;a2=0;a1=1;a0=0;
34
    O b3=0;b2=0;b1=1;b0=0;
35
36
    0 #10
37
    O a3=0;a2=0;a1=0;a0=1;
38
    O b3=0;b2=1;b1=1;b0=0;
    O #10
39
40
    ○→$stop;
41
42 🖯
        lend
43 🖨
        endmodule
44 :
```












```
obj2.v * × obj2_tb.v × Untitled 8 ×
                                                                                                           ? 🗗 🖸
/home/student/Laxmidhar_2141019147/Lab 6/Lab 6.srcs/sources_1/new/obj2.v
Q | 🛗 | ♠ | → | X | 🖺 | 🛅 | X | // | Ⅲ | ♀
                                                                                                               ٥
12
        // Description:
13
14
        // Dependencies:
15
        // Revision:
17
        // Revision 0.01 - File Created
        // Additional Comments:
18
19
       //Name: Laxmidhar Sahu
20
21
        //Regd No: 2141019147
22
23 🖨
        //Sec: CSE-M
24
25 🖯
        module obj2(
26
27
           input i0,
28
           input il,
29
           input s,
     0
30
           output f
31
           );
32
33 🖨
           assign f = (\sim s\&i0) | (s\&i1);
        endmodule
34
```








```
obj3.v * × obj3_tb.v × Untitled 10 ×
                                                                                                         ? & Ľ
/home/student/Laxmidhar_2141019147/Lab 6/Lab 6.srcs/sources_1/new/obj3.v
Ф
       // Revision 0.01 - File Created
17
18
       // Additional Comments:
19
       ///Name: Laxmidhar Sahu
//Regd No: 2141019147
20
21
22
23 🖨
       //Sec: CSE-M
24
25
       module obj3(
26 🖯
27
          input d3,
28
           input d2,
          input d1,
29
          input d0,
30
31
          output x,
    00
32
          output y,
33
           output v
34
          );
          assign x = d3 \mid d2;
assign y = d3 \mid (d1 & (~d2));
35
36
           assign v = d0|d1|d2|d3;
37
       endmodule
38 🖒
39 ¦
```


```
obj3.v* × obj3_tb.v × Untitled 10 ×
                                                                                                                  ? 🗗 🖸
/home/student/Laxmidhar_2141019147/Lab 6/Lab 6.srcs/sim_1/new/obj3_tb.v
Ф
22
        module obj3_tb();
23 🖯
24
        reg d3,d2,d1,d0;
25
        wire x,y,v;
        obj3 dut(d3,d2,d1,d0,x,y,v);
26
27 🖨
        initial begin
28
29
    O d3=0;d2=0;d1=0;d0=0;
30 ;
    #10;
d3=0;d2=0;d1=0;d0=1;
31
32
     #10;
d3=0;d2=0;d1=1;d0=0;
33
34
    #10;

d3=0;d2=0;d1=1;d0=1;

#10;

d3=0;d2=1;d1=0;d0=0;
35
36
37
38
     #10;
d3=0;d2=1;d1=0;d0=1;
39
40
     #10;
d3=0;d2=1;d1=1;d0=0;
41
42
43
       #10;
44
     O d3=0;d2=1;d1=1;d0=1;
     0 #10:
45
```





```
obj4.v \times obj3_tb.v \times obj4_tb.v \times Untitled 11 \times
                                                                                                          ? ♂ 🖰
/home/student/Laxmidhar_2141019147/Lab 6/Lab 6.srcs/sources_1/new/obj4.v
Q | 🛗 | ♠ | ∦ | 🖥 | 🖺 | X | // | ■ | ♀
                                                                                                              ٥
15
       // Revision:
17
       // Revision 0.01 - File Created
18
       // Additional Comments:
19
       20
21
22
23 🖨
       ://Sec: CSE-M
24
25
       module obj4(
26 🖯
27
           input x,
28
           input y,
29
           input z,
30
           output sum,
31
           output carry
32
33
           assign sum = (-x&-y&z)|(-x&y&-z)|(x&-y&-z)|(x&y&z);
34
35
           assign carry= (-x\&y\&z)|(x\&-y\&-z)|(x\&y\&-z)|(x\&y\&z);
36 ф
37 ¦
       endmodule
```

