## **DIGITAL LOGIC DESIGN LAB (EET1211)**

# LAB VIII: CONSTRUCT, TEST AND INVESTIGATE THE OPERATION OF VARIOUS SHIFT REGISTER CIRCUITS

### Siksha 'O' Anusandhan Deemed to be University, Bhubaneswar

Branch:		Section:		
S. No.	Name	Registration No.	Signature	

/10

**Remarks:** 

**Teacher's Signature** 

#### I. OBJECTIVE

- 1. Design and Test of 4-bit SISO(Serial in Serial out) shift register
- 2. Design and Test of 4-bit SIPO (Serial in Parallel out) shift register
- 3. Design and Test of 3-bit PISO (Parallel in Serial out) shift register
- 4. Design and Test of 4-bit PIPO (Parallel in Parallel out ) shift register

#### II. PRE-LAB

#### For Obj. 1:

- a. Draw the logic diagram for 4-bit SISO shift register.
- b. Write HDL code for 4-bit SISO shift register.

#### For Obj. 2:

- a. Draw the logic diagram for 4-bit SIPO shift register.
- b. Write HDL code for 4-bit SIPO shift register

#### For Obj. 3:

- a. Draw the logic diagram for 3-bit PISO shift register
- b. Write HDL code for 3-bit PISO shift register

#### For Obj. 4:

- a. Draw the logic diagram for 4-bit PIPO shift register
- b. Write HDL code for 4-bit PIPO shift register

III. LA	B:				
Components Required:					
<u>S. No</u>	Name of the Component	<b>Specification</b>	Quantity		
IIDI D					
HDL P	rogram:				
Observ	ration:				
Conclu	sion:				
W. Do					
IV. POS	ST LAB				
1. The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially clear. What are the Q outputs after two clock pulses?					
A. (					
B. ( C. 1					
D. 1					
HIGH	directional 4-bit shift register is I. The nibble 1011 is waiting to	be entered on the serial of			
unree	clock pulses, the shift register is	storing			
	101				
	0111 0001				
	110				
the n	me that a 4-bit serial in/serial out ibble 1100. What will be the 4-bit bit first)	•			
<b>A.</b> 1	1100				
	0011				
	0000   111				