

DIGITAL LOGIC DESIGN LAB (EET1211)

LAB VII: CONSTRUCT, TEST AND INVESTIGATE THE OPERATION OF VARIOUS FLIP-FLOP CIRCUITS

Siksha 'O' Anusandhan Deemed to be University, Bhubaneswar

Branch	CSIT	Section:			
S. No.	Name	Registration No. Signatur			
1.	SHIPRA TAKIVI	2141020004	Shipra Tanvi		
2.	CACHIKALIT TRIPATHY	2141020030			
3.	DEBAPRIYA SAHOO	214019497			
4.	PRAYAS KU. SETHI	214019495			

/	1	U
	_/	/1

Remarks:

Teacher's Signature



I. OBJECTIVE

- 1. Design and test of SR latch using universal logic gates.
- 2. Design and test of SR flip-flop using universal logic gates.
- 3. Design and test of JK flip-flop using universal logic gates.
- Investigation of the logic behavior of various flip flop ICs: 7474 D flip-flop IC
 7476 JK flip-flop IC
- 5. Realize the function of T flip flop using the JK flip-flop IC.

II. PRE-LAB

For Obj. 1:

- a. Obtain the characteristic table for the SR latch.
- b. Draw the logic diagram for SR latch using NAND gates.
- c. Write HDL code for SR latch.

For Obj. 2:

- a. Obtain the characteristic table for the SR flip flop.
- b. Draw the logic diagram for SR flip flop using two cross coupled NAND gates.
- c. Write HDL code for SR flip flop.

For Obj. 3:

- a. Obtain the characteristic table for the JK flip flop.
- b. Draw the logic diagram for JK flip flop using two cross coupled NAND gates.
- c. Write HDL code for JK flip flop.

For Obj. 4:

- a. Write the characteristic table for D flip-flop.
- b. Write the characteristic table of JK flip-flop.
- c. Write the characteristic table of T flip-flop.

For Obj. 5:

- a. Draw the logic diagram for T Flip flop using JK flip-flop.
- b. Write HDL code for T flip flop.

(84)

ondmodule.



I


PRELAB

OBJECTIVE 1

a) Thoracteristic Table for the Sklatch

5	R	Q	<u>Q</u>	Comment
1	0	0	1	Reset
1	1	0	1	No change
0	1	1	0	Set !
1	1	1	0	No change
0	D	1	1	Invalid

b) Logic Diagram



C) HDL Code

module so_latch(
inputs, R,
out output Q, Qn
);
where Q-int, gn-int;

assign#1 P-int = ~ (sf Pn-int); assign#1 Pn-int = ~ (Rd Pn-int); assign & = & int; assign & = & int; (89)


endmodule.

OBJECTIVEZ .

a) Characteristic Table for the SR flipflop.

4111	-	g	R	9++1	Comment
CLK	0	0	0	0	No change
1	0	0	1	0	Reset
	0	1	D	1	Set
				X	Race
	D	1	1		0.014.6.0
土	1	0	0	1	No change
1	1	0	1	0	Reset
	1	1	0	1	Set
1	1	1	1	×	Race.

b) Logic Déagram.



0) HOL code


module &R_FF(s, v, clk, reset, 9, 9-bors); input e, v, clk, veet; output 9, 9-bors;

wires, r, clk; reg on ar por always @ (posedge clk) begin if (reset) begin 9=1160 9-bors = 1/61; end elee begin case (fs, of) {1'bo, 1'bo}: begin q=q;q-borr=q-borr; end { 1/60, 1/6/3 }: begin q=1/60; q-6000=1/61; end { 1/b1, 1/b0}: begin q=1/b1; q-borr=1/b0; end. { 1/b1, 1/b1 }: begin q=1/bx; q-bar=1/bx; end endease end endmodule

OBJECTIVE 3

a) Characteristic table for JK flipflop

CLK	8+	J	K	84+1	Comment.
	0	0	0	0	No change
1	0	0	1	0	Reset
5	0	1/	0	1	set
1	0	1	1	1	Toggle
1	1	0	0	0	No change
1	1	0	1	©	Reset
	1	1	0	1	set
1	1	1	1	0	Toggle
_					30



c) HDL Code.

module JK-FF (input j, K, clk, reset, output 0);

reg B;

always & Cposedge(clk))

begin

if out(reset) begin

B=1/b0

end

else

begin

case (fj, K})

2/b00: B<=B;

2/b01: B<=D;

2/b10: B<=1;

2/b11: B=~B;

end case

endmodule.

(02)

OBJECTIVE 4

a) Characteristic table for D-feip-flop.

Clk	8+	D	Qtti	Comment
	0	0	0	No change
_5	0	1	1	let
1	1	0	0	Keset
1	1	1	1	Set

b) Characteristic Table of JK flipflop.


cik	T	K	Qn	Qn+1	Comment
1	0	0	0	0	Memory
	0	0	1	1	nemory
	0	1	0	0	Reset
1	0	1	1	Ø	Reset
1	1	0	0/	1	eet
1	1	0	1	1	Set
	1	1	0	1	Toggle
1	1	1	1	0	Toggle

c) Characteristic Table of T flip flop.

1
(00 m)
(000)

Clk	T	Qn	Qn+1	Comment
1	0	0	0	9 n
1	0	1	1	Qn
1	1	0	1	Øn
1	1	1	D	an

OBJECTIVE 5



b) HOL Code for T flip-flop.

module T-ff(input Trclk, reset, output (3);
reg 8;
always @(T, posedge(clk))
begin
if (reset) begin
g = 1/b0;

94)

else begin Q(=T^Q; end end endmodule

III

LAB

Components Required

SoNo.	Components Required	Specification	Quantily
1	NAND 2-input	7400 IC	1 .
2	NAND 3-input	7410 IC	1.
3.	IK Flepflop	747610	1 ,
4.	D-Flepflop	7474IC	1.
5.	Connecting wires	2 35W4	As roequired

CONCLUSION

Objective 1: From SR latch, we observed that its output cets for 10, reself for 01, no change for 00 and invalid & in case of 11 for respective input of JK.

Objectived: In case of extiptiop, we took positive edge triggened. Our next etale is cet for 10 input reset for 01 input, no change for 00 input and race for 11 input in J and K respectively for each case.

Objective 3: In case of JK flipflop, we look positive edge triggered. Our next clep shows set in case of 10 input, reset for 01 input, no change for 00 input and toggte in case of 11 input into I & K "cupit respectively. Objective 4: In designing T-flipflop, we observed, we can short I'd x inpulê to give one input I hence Dotok JK-flipflop in converted to T-flipflop. TY POST LAB Q1. Differentiale between a latch and a fliptop. -ALL- LATCHES -> It is edge triggered device - It is level triggered device. - They have clock signals -> They doen't have clock eignalin - They once classified into -> There is no such classifi-cation in latches. syxchronous and asynchronous. -> Less pouver (less gates) / - More poucer (more gates). 9. If both inpule of a SR NOR Latch once low, what will happen to the output?. 4n- The contput will not be changed. 93. If both Enpute of a SRNAND Later over low, what will happen to the output? And The output well become Enpredictable 24. which of the following describes the operation of a positive edge triggered D-type flip-flop? Ane- The output will follow the input on the leading edge of the clock. J. Wy of 222 input on the leading edge of