


2



module sipomod (CIK, clear, si, Po); input ak, si, aleas; Output[3:0] Po; reg [3;0]tmp; rg [3:0] po; anways (3) (possedge CIK) begin ik (cloat) temp= 4'60000; ese temp <= tmp << 1; topp[o] <= Si; Po=tmp; end endmodule.





III LAB; components Required;

| S. No | Name of the component | specibiletion | Q vantity |
|-------|-----------------------|---------------|-----------|
| 1 | Bread board | _ | 1 |
| Z | D-Rib- Rich | 7474 | > |
| 3 | AND | 7 90 8 | 2 |
| 4 | OR | 7432 | j |

CONCLUSION

ObJ-I:

The SISO configuration allows box the Sexial input of duta, which is then shifted through the register of output in a Sexial manner.

ObJ-II:

the SIPO contiguration allows box the sexial input Ob data, which is then shifted through the register and output in parallel.

Obj-III;-

The PISO contiguration allows too the parallel input of data, which is then shifted chrough the register and output in a serial manner.

Obj-11;-

The PIPO contiguation allows too the pasalel input of data, which is then Shibted through the register and output in parallel.

IV POST LAB

J) B)0010

T) c)0000

J) B) 0111