

Compression + DXI Mus





Objective-1

1. Design a combinational circuit that compares 2-45st numbers to the different to the expect is equal to 1 if the 2 numbers are equal and 0 otherwise.

@ Truth Table

ao	a,	a 2	as	60	b,	b2	b 3	F
\sim	0	0	0	0	0	0	1	0
0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	1	١	0
Α.	0	0	D	0	l	0	0	0
0	0	0	0	0	1	0	1	0
1	0	1	1	1	0	l	1	١
'.	1	1	1	l	1	1	1	1

6 Minimized boolean expansion:

Design a ex1 Multipleses that will select the binary info.


Jaom one of the Linguit dines and direct it to a single

output line based on the value of selection line.

@ Tauth Table:-

Sı	F	
0	0	Io
1	ı	I_1

B Bookean expression:-





Design a 4-bit paionity encoder with inputs Dz (MSB), Dz, D, and Do (LSB) and out puts X, Y, and V. The priority anigned to inputs is D3>D2>D, > Do. The output V shows a value I where one on more inputs are aqual to one. If all inputs are 0, Vis equa to 0. When V=0, her other 2 outputs are not inspected and are specified as don't care conditions.


@ Truth Table :-

Do	D,	D_2	D_3	2	y	V
0	0	0	0	X	X	0
1	0	0	0	Ô	0	1
×	1	0	0	0	1	J
X	X	١	0	1	0	1
X	*	X	١	Ì	1	I

Simplified bookean expressions:







Full adder wing 3-8 Line decoder

Derign a full adder wing 3 to 8 line decoder and enternal OR gates.

(a) Truth Table:

	n	y	Z	S	С
2	0	0	0	0	0
1	0	0	(0
2	0	l	0	1	0
3	0	1	1	0	Ĭ
A	1	0	0	1	0
5	1	0	ſ	0	
4	1	1	D	0	1
,	.		1	l	

Simplified boolean expansion: -S = d1+d2+d4+d7 C = d3 + d5 + d6 + d7

 \overline{III}

Slno.	Components	Specification	Quantity
1	XDR-Gate	7486 IC	1
	NOT-fate	7404 FC	1
2	AND-Gale	7408 EC	1
3	OR-Gate	7432 IC	1
4	3-inp-OR-Gate	4075 IC	1
5	Wines	23 SVG	Asney
6	VOTICES		

```
HDL Program:
 module. ckf_Abit Chucken (a0, a1, a2, a3, bo, b1, b2, b3, F);
Obj-1:-
        input ad, a2, a2, a3, 60, 61, 62, 63;
        auign F = (! (a, ~ b, )) ss (! (a, ~ b, )) ss (! (a, ~ b, )) ss (!(a, ~ b, )) ss (!(a, ~ b, )).
  endmodule
06;-2:-
mode ckt-2x1 Mur (5, 12, 10, F);
       input . s, [1, [0;
       aución F = (i0 ss(1,5))11 (I,885);
 endmodule
 module ckt_Prioriéty Encoder (do, d1, d2, d3, 2, 4, V);
 06;-3:-
       input do, d1, d2, d3;
       output 2, y, V;
        avrign 2 = (d3 11 d2);
        aurign y = (d3 11 (d188(1,d2)));
        auxign v = (do 11 d, 11 d, 11 d, 2);
 andmodula
 06:-4:-
 module (kt - 2x8FA (d1, d2, d3, d4, d5, dc, d7, S, C);
         input di, dz, dz, dq, d5, d6, d7;
         Output S, C;
         avién 5 = (dyll d2 11 d4 11 d7);
         avrión c = (d311d511d611d7);
  endmodula
```

okervation: -

190	1
1	109
IA	111
111	

	leg. F	Actual F	Status
	0	0	/
T	0	0	V
	0	0	/
	0	0	V
	Ō	0	V
Ì		1	✓
		1	✓

Obj-2

5	Reg	Adual F	S-Intus
+	0	0	✓
	1	1	~

Obj-3

<u>-</u>	o was			Actual			Status
2	Ke , \	gwed y	~	2	4	~	
+		7	0	×	×	0	V
-	X	^		0	0	1	/
+	0	1		0	1	1	✓
+	0	1	1	1	0	1	
	1	1		}	1	1	

06;-4

Reg. S	Req. C	Actual S	Actual C	Status
0	0	0	0	/
1.	0		0	~
1	0		0	✓
()	1	0	1	~
1	0	1	0	✓
0	1	0	1	
0	1	0	1	✓
1	1			

Conclusion

We've designed a circuit to compare 2 Abit no, to check if they are equal or not and verified it

We've designed a 2x1 Mur and also verified it

061-3 We've derigned a 4-bit priority encoder i've D3>D2>D1>D0 s hence also vocified it.

069-9 We've derigned a full adder using 3 to 8 line decoder and external OR Gales and verified both sum and carry.

IV: POST-LAB

Logically derive the Loolean expressions for the output variables of Q1 a 1- bit magnitude comparatori.

(Ao € Bo) (AO €)


= A, A, B, B, + A, A, B, B, + A, A, B, B, + A, A, B, B, B,

X(A(B) = A B1 + A0 B1 B0 + A A0 B0 -

Z(A)B) = AD + AD B BO + A AO BO

The selection of a particular input data line for the output is decided on the basis of selection lines. The multiplener is after called as data selection since it selects one one of many data inputs.

3. Implement a full adder wring 2 4x1 multiplexers.



\	BC	ſ	Comt	
A	00	01	. 10	11
0	0	0	(2)	3
1	(1)	5	6	7
	7	A	-A-	Ā
		Ca	t pur	
A	300	01	,10	11
0	0)	2	3
1	А	(5)	6	3
	0	-A	4	1