HDL FOR REGISTER

(Lecture-33)

Introduction

- Registers and counters can be described in Verilog at either the behavioural or the structural level.
- Behavioural modelling describes only the operations of the register, as prescribed by a function table, without a preconceived structure.
- A structural-level description shows the circuit in terms of a collection of components such as gates, flip-flops, and multiplexers.
- The various components are instantiated to form a hierarchical description of the design similar to a representation of a multilevel logic diagram. Both are useful.
- When a machine is complex, a hierarchical description creates a physical partition of the machine into simpler and more easily described units.

HDL Example (Universal Shift Register-Behavioral Model)

```
// Behavioral description of a 4-bit universal shift register
// Fig. 6.7 and Table 6.3
module Shift_Register_4_beh (
                                               // V2001, 2005
 output reg
                     [3: 0]
                             A par,
                                               // Register output
                     [3: 0] I par,
                                               // Parallel input
 input
                     s1, s0,
                                               // Select inputs
 input
                     MSB in, LSB in,
                                               // Serial inputs
                     CLK, Clear b
                                               // Clock and Clear
always @ (posedge CLK, negedge Clear b) // V2001, 2005
  if (Clear b == 0) A par <= 4'b0000;
  else
   case ({s1, s0})
     2'b00: A par <= A par:
                                               // No change
    2'b01: A par <= {MSB in, A par[3: 1]};
                                               // Shift right
     2'b10: A_par <= {A_par[2: 0], LSB_in};
                                               // Shift left
     2'b11: A par <= I par;
                                               // Parallel load of input
   endcase
endmodule
```

Variables of type **reg** retain their value until they are assigned a new value by an assignment statement. Consider the following alternative **case** statement for the shift register model:

HDL Example (Universal Shift Register-Structural Model)

```
// Structural description of a 4-bit universal shift register
   module Shift Register 4 str (
                                                       // V2001, 2005
                                                      // Parallel output
    output [3: 0] A par,
    input [3: 0] | par,
                                                      // Parallel input
                                                    // Mode select
 input
              s1, s0,
              MSB in, LSB in, CLK, Clear b
 input
                                                    // Serial inputs, clock, clear
// bus for mode control
 assign [1:0] select = {s1, s0};
// Instantiate the four stages
 stage ST0 (A_par[0], A_par[1], LSB_in, I_par[0], A_par[0], select, CLK, Clear_b);
 stage ST1 (A par[1], A par[2], A par[0], I par[1], A par[1], select, CLK, Clear b);
 stage ST2 (A_par[2], A_par[3], A_par[1], I_par[2], A_par[2], select, CLK, Clear_b);
 stage ST3 (A par[3], MSB in, A par[2], I par[3], A par[3], select, CLK, Clear b);
endmodule
// One stage of shift register
module stage (i0, i1, i2, i3, Q, select, CLK, Clr b);
 input
               i0.
                            // circulation bit selection
               i1.
                            // data from left neighbor or serial input for shift-right
                            // data from right neighbor or serial input for shift-left
               i2.
                            // data from parallel input
               i3:
 output
               Q:
 input [1: 0]
                            // stage mode control bus
               select;
               CLK, Clr b; // Clock, Clear for flip-flops
 input
 wire
               mux out;
```

```
// instantiate mux and flip-flop
                       (mux out, i0, i1, i2, i3, select);
 Mux 4 x 1 M0
 D flip flop M1
                       (Q, mux out, CLK, Clr b);
endmodule
// 4x1 multiplexer
                          // behavioral model
module Mux 4 x 1 (mux out, i0, i1, i2, i3, select);
 output
              mux out;
 input
              i0, i1, i2, i3;
 input [1: 0] select;
 reg
              mux out;
 always @ (select, i0, i1, i2, i3)
  case (select)
    2'b00:
              mux out = i0;
    2'b01:
              mux out = i1;
    2'b10:
              mux out = i2;
    2'b11:
              mux out = i3;
  endcase
endmodule
 // Behavioral model of D flip-flop
 module D_flip_flop (Q, D, CLK, Clr_b);
   output
                Q:
                D, CLK, CIr;
   input
                Q:
   reg
  always @ (posedge CLK, negedge Clr b)
    if (!Clr b) Q <= 1'b0; else Q <= D;
  endmodule
```