




```
half_add.v x half_adder_tv.v x full_adder.v x full_adder_tb.v x Untitled 4
                                                                                                                    ? 🗗 🖸
/home/student/Laxmidhar_2141019147/full_adder.srcs/sourses_1/new/full_adder.v
٥
16
        // Revision:
        // Revision 0.01 - File Created
18
        // Additional Comments:
19
20
        //Name: Laxmidhar Sahu
        //Regd No: 2141019147
22
23 🖒
        //Sec: CSE-M
24
25 🖯
        module full_adder(
          input a,
27
            input b,
28
           input c,
29
           output sum,
30
            output carry
31
32
33
         wire w1,w2,w3; //intermediate o/ps
         half_add g1(a,b,w1,w2);
half_add g2(w1,c,sum,w3);
34
35
36
     0
        or g3(carry,w2,w3);
37 🖨
        endmodule
38
```







```
half_add.v x half_adder_tv.v x full_adder.v x full_adder_tb.v x parallel_adder.v* x parallel_adder_tb.v x Schema e 은 한 다
                                                                                                                   ×
/home/student/Laxmidhar\_2141019147/parallel\_adder/parallel\_adder.srcs/sim\_1/new/parallel\_adder\_tb.v
٥
23 module parallel_adder_tb();
24 reg a0,a1,b0,b1;
25 wire cl,s0,s1;
26 | parallel_adder dut(a0,a1,b0,b1,c1,s0,s1);
27  initial begin
28 al=0;a0=0;b1=0;b0=0;
29 #20
30 al=0;a0=0;b1=0;b0=1;
31 #20
    al=0;a0=0;bl=1;b0=0;
33 | #20
34 al=0;a0=0;bl=1;b0=1;
36 | al=0
    al=0;a0=1;b1=0;b0=0;
38
    al=0;a0=1;b1=0;b0=1;
39 #20
40
    al=0;a0=1;b1=1;b0=0;
41 #20
42
    al=0;a0=1;b1=1;b0=1;
43 #20
```

