







```
half_add.v x half_adder_tv.v x full_adder.v x full_adder_tb.v x Untitled 4 x
/home/student/Laxmidhar_2141019147/full_adder.srscs/sourses_1/new/full_adder.v

16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 //Name: Laxmidhar Sahu
22 //Regd No: 2141019147
23 //Sec: CSE-M
24
25 module full_adder(
26     input a,
27     input b,
28     input c,
29     output sum,
30     output carry
31 );
32
33     wire w1,w2,w3; //intermediate o/ps
34     half_add g1(a,b,w1,w2);
35     half_add g2(w1,c,sum,w3);
36     or g3(carry,w2,w3);
37 endmodule
38
```

```
half_add.v x half_adder_tv.v x full_adder.v x full_adder_tb.v * x Untitled 4 x
/home/student/Laxmidhar_2141019147/full_adder/full_adder.srscs/sim_1/new/full_adder_tb.v

23 module full_adder_tb();
24     reg a,b,c;
25     wire sum,carry;
26     full_adder dut(a,b,c,sum,carry);
27     initial begin
28         a=0;b=0;c=0;
29         #20
30         a=0;b=0;c=1;
31         #20
32         a=0;b=1;c=0;
33         #20
34         a=0;b=1;c=1;
35         #20
36         a=1;b=0;c=0;
37         #20
38         a=1;b=0;c=1;
39         #20
40         a=1;b=1;c=0;
41         #20
42         a=1;b=1;c=1;
43         #20
44         $stop;
45     end
46 endmodule
47
```



```

half_add.v x half_add_tv.v x full_adder.v x full_adder_tb.v x parallel_adder.v * x parallel_adder_tb.v x Schem: ? ? ? ? ?
/home/student/Laxmidhar_2141019147/parallel_adder/parallel_adder.srscs/sim_1/new/parallel_adder_tb.v

22
23 module parallel_adder_tb();
24     reg a0,a1,b0,b1;
25     wire c1,s0,s1;
26     parallel_adder dut(a0,a1,b0,b1,c1,s0,s1);
27     initial begin
28         a1=0;a0=0;b1=0;b0=0;
29         #20
30         a1=0;a0=0;b1=0;b0=1;
31         #20
32         a1=0;a0=0;b1=1;b0=0;
33         #20
34         a1=0;a0=0;b1=1;b0=1;
35         #20
36         a1=0;a0=1;b1=0;b0=0;
37         #20
38         a1=0;a0=1;b1=0;b0=1;
39         #20
40         a1=0;a0=1;b1=1;b0=0;
41         #20
42         a1=0;a0=1;b1=1;b0=1;
43         #20

```

