

Project Summary x Schematic x obj1.v * x obj1_tb.v x

/? ? ?

/home/student/Laxmidhar_2141019147/Lab5/Lab5.srscs/sources_1/new/obj.v

Q

📁

↶

↷

✂

📄

📄

✖

//

📊

💡

19

//

20

////////////////////////////////////

21

22

23

//Sec: CSE-M

24

//Name: Laxmidhar Sahu

25

//Regd No: 2141019147

26

module obj1(

27

input a,

28

input b,

29

input c,

30

input d,

31

output w,

32

output x,

33

output y,

34

output z

35

);

36

37

assign w=(!a)&&(!b)&&(!c);

38

assign x=b^c;

39

assign y=c;


40

assign z=!d;

41


endmodule



42



The screenshot shows a code editor with a tab labeled 'obj1_tb.v'. The code is a Verilog testbench for a 4-bit adder. It defines a module 'obj1_tb()' with four 4-bit registers 'a', 'b', 'c', and 'd'. A 4-bit wire 'w' is connected to the sum output of a 4-bit adder 'dut'. The testbench includes an 'initial' block that sets 'a' to 0 and then iteratively increments 'b' from 0 to 15, with a 20ns delay between each increment. The code is as follows:

```
22
23 module obj1_tb();
24     reg a,b,c,d;
25     wire w,x,y,z;
26     obj1 dut(a,b,c,d,w,x,y,z);
27     initial begin
28
29         a=0;b=0;c=0;d=0;
30         #20
31         a=0;b=0;c=0;d=1;
32         #20
33         a=0;b=0;c=1;d=0;
34         #20
35         a=0;b=0;c=1;d=1;
36         #20
37         a=0;b=1;c=0;d=0;
38         #20
39         a=0;b=1;c=0;d=1;
40         #20
41         a=0;b=1;c=1;d=0;
42         #20
43         a=0;b=1;c=1;d=1;
44         #20
45     end
```







```
obj2_tb.v x obj2.v * x Untitled 4 x
/home/student/Laxmidhar_2141019147/Lab5/Lab5.srscs/sources_1/new/obj2.v

19 //
20 //////////////////////////////////////////////////
21 //Name: Laxmidhar Sahu
22 //Regd No: 2141019147
23 //Sec: CSE-1
24
25 module obj2(
26     input b4,
27     input b3,
28     input b2,
29     input b1,
30     output g4,
31     output g3,
32     output g2,
33     output g1
34 );
35
36     assign g4 = b4;
37     assign g3 = b4^b3;
38     assign g2 = b2^b3;
39     assign g1 = b2^b1;
40 endmodule
41
```

```
obj2_tb.v x obj2.v * x Untitled 4 x
/home/student/Laxmidhar_2141019147/Lab5/Lab5.srscs/sim_1/new/obj2_tb.v

22
23 module obj2_tb();
24     reg b4,b3,b2,b1;
25     wire g4,g3,g2,g1;
26     obj2 dut(b4,b3,b2,b1,g4,g3,g2,g1);
27     initial begin
28
29
30         b4=0;b3=0;b2=0;b1=0;
31         #10
32         b4=0;b3=0;b2=0;b1=1;
33         #10
34         b4=0;b3=0;b2=1;b1=0;
35         #10
36         b4=0;b3=0;b2=1;b1=1;
37         #10
38         b4=0;b3=1;b2=0;b1=0;
39         #10
40         b4=0;b3=1;b2=0;b1=1;
41         #10
42         b4=0;b3=1;b2=1;b1=0;
43         #10
44         b4=0;b3=1;b2=1;b1=1;
45         #10

```



```
obj3.v x obj3_tb.v x Untitled 5 x
/home/student/Laxmidhar_2141019147/Lab5/Lab5.srcs/sources_1/new/obj3.v

17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 //Name: Laxmidhar Sahu
22 //Reqd No: 2141019147
23 //Sec: CSE-M
24
25 module obj3(
26     input a,
27     input b,
28     output o3,
29     output o2,
30     output o1,
31     output o0
32 );
33
34     assign o3 = a && b;
35     assign o2 = a && (!b);
36     assign o1 = 0;
37     assign o0 = b;
38 endmodule
39
```

```
obj3.v x obj3_tb.v x Untitled 5 x
/home/student/Laxmidhar_2141019147/Lab5/Lab5.srcs/sim_1/new/obj3_tb.v

19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module obj3_tb();
24     reg a,b;
25     wire o3,o2,o1,o0;
26     obj3 dut(a,b,o3,o2,o1,o0);
27     initial begin
28
29         a=0;b=0;
30         #10
31         a=0;b=1;
32         #10
33         a=1;b=0;
34         #10
35         a=1;b=1;
36         #10
37
38         $stop;
39     end
40 endmodule
41
42
```