

## COUNTERS :->

→ A counter by function, is a sequential ckt consisting a set of flip-flops connected in a suitable manner to count the no of states sequence of the input pulses presented to in digital form.

→ counter can be broadly classified under 3-heads as follows.

1. Asynchronous and Synchronous counter.
2. Single and multimode counter.
3. Modulus counter.

Asynchronous

→ % of each flipflop is not synchronised with clk. The % of one FF is used as a CLK to the next FF. So delay is more.

→ It is also known as ripple or serial counter.

Synchronous

→ Each FF in the ckt are implemented with same CLK. i.e. % of all the FFs are synchronized with CLK.

→ Propagation delay is less.

→ It is also known as parallel counter.

Singlemode

→ A counter may be synchronous or asynchronous is used as singlemode operation i.e. as an upcounter or downcounter.

Multimode :-

\* A synchronous or asynchronous counter may be used as multimode operation i.e. UP/down counter.

Modulus Counter :- are defined based on the number of states they are capable of counting.

eg MOD-10, counter :- it counts 10 states

MOD-N :- It has 'N' states. i.e. it counts from '0' to 'N-1' numbers.

Note :- always the MOD of the counter is defined by the no of FFs used to design the counter ckt.

It 'n' = no of flipflops.

then.  $2^n \geq N$

Note :- The counters are also named as n-bit counter, where 'n' is the no of FFs present in the counter ckt. and it will count from (0 to  $2^n - 1$ ) i.e.  $2^n$  no of states.

# Asynchronous

## Asynchronous (Serial OR RING) COUNTER

- ⇒ Asynchronous counter is easy to design it requires less hardware. But here the propagation delay is more, because here each FF is triggered by the previous one.
- ⇒ For design of any counter always the state diagram is required.

State diagram:- represents the pulse sequence on states which are counted by the counter ckt.

\* always the counting operation is started from state 0 and at last again it comes to state (0).

- ⇒ For the design of counter always JK and T flipflops are required. Because these two FF has toggle operations.

Timing diagram of counter is important.


- ⇒ For asynchronous counter design. the JK inputs or the T input is always connected to logic-1, so that each FF is operated in toggle mode. and the  $\overline{Pr}$  and  $\overline{Cl}$  of each FF is connected to logic-1 for normal operation.

## 2 Bit Asynchronous ~~Down~~ UP counter


$$n = 2 \text{ (FFs)}$$

$$N = 2^n = 4 \text{ states}$$

Count from 0 to (N-1) i.e. 0 to 3



clk	$\overline{Pr}$	$\overline{Cl}$	$Q_1$	$Q_2$
X	0	0	0	0
X	0	1	1	0
X	1	0	0	1
X	1	1	1	1



+ve edge of  $Q \equiv$  -ve edge of  $\overline{Q}$   
 -ve edge of  $Q \equiv$  +ve edge of  $\overline{Q}$

NOTE FOR UP counting:-

$Q$  is used as -ve Edge Triggering of next FF


Or  $\overline{Q}$  is " " +ve Edge Triggering of next FF



Truth table

clk	Q <sub>2</sub>	Q <sub>1</sub>	states
↓	0	0	0
↓	0	1	1
↓	1	0	2
↓	1	1	3
↓	0	0	0

Timing Diagram (Q → -ve edge trigger)



Note : counter is used as frequency divider


\* 1st FF QP gives ~~freq~~ QP whose freq is half of clk freq.

\* 2nd FF QP gives QP whose freq is  $\frac{1}{4}$  of clk freq

\* the nth FF QP gives QP whose freq is  $\frac{1}{2^n}$  of clk freq.


Timing Diagram (Q → +ve edge triggering)

up-counting





2-Bit Asynchronous Down Counter

Q → is used as +ve edge.  
Q → is used as -ve edge.



Truth table

state	Q <sub>2</sub>	Q <sub>1</sub>
0	0	0
3	1	1
2	1	0
1	0	1



QBF DOWN COUNTING WITH +ve edge

2BF DOWN COUNTING WITH -ve edge

Design an asynchronous mod 8 counter & draw the timing diagram?


MOD-8 means It counts 8 states (N)  $\rightarrow$  counts from 0 to N-1 i.e. (0 to 7)

$\Rightarrow$  no of FFs required is n (say)


$$\Rightarrow 2^n = 8$$

$$\Rightarrow n = \log_2 8 = 3$$

$\Rightarrow$  UP counter means either Q of one FF is used as -ve edge trigger to next OR Q is used as +ve edge trigger.




State diagram



CLK	Q3	Q2	Q1	State
↓	0	0	0	0
↓	0	0	1	1
↓	0	1	0	2
↓	0	1	1	3
↓	1	0	0	4
↓	1	0	1	5
↓	1	1	0	6
↓	1	1	1	7







8 Design an asynchronous MOD-6 up counter.



Mod-6  $\rightarrow$  6 states  $\rightarrow$  count from 0 to 5  $\rightarrow$  at least 3 FFs are required.

But by using 3-bit counter, we count upto 111, so for MOD-6 counter 6, 7 states are invalid.

State diagram.



8 Design an asynchronous Decade counter.



## Propagation Delay of Ripple Counter

The main drawback of a ripple counter is that it has a cumulative settling time. In ripple counter each FF is triggered by the transition at the Q of the preceding FF.

⇒ Each FF has propagation delay =  $t_{pd}$ .

If the counter has  $n$ -FFs, so the  $n$ th bit will change the Q after  $n \times t_{pd}$  delay.

⇒ Therefore to allow all the flip-flops in  $n$ -bit counter to change states in response to a clk, the period of the clock  $T$  ( $T_{clock}$ ) should be

$$T_{clock} \geq n t_{pd}$$

$$f_{clock} \geq \frac{1}{n t_{pd}}$$

$$\frac{1}{n \times t_{pd}} \geq f_{clock}$$




Q. What is the max. freq. limit of a 3-bit counter having flip-flops with identical delay 50ns.


$$f_{max} = \frac{1}{3 \times 50ns} = 6.67 MHz$$

Q. Implement a 3-bit ripple counter using D-FF.

SYNCHRONOUS (Parallel) Counter →



D-FF can be used as toggle mode. If  $\bar{Q}$  is connected to D.





Q A binary ripple counter is required to count upto 16383/0. How many FFs are required? If the clk freq is 8.192 MHz. What is the freq at the O/P of the MSB?

Ans Let the no. of FFs =  $n$ . So  $2^n \geq N$ .

$$N = \text{no of states} = 16383 + 1 = 16384$$

$$2) 2^n = 16384$$

$$2) n = \log_2 16384$$

$$2) \boxed{n = 14} \rightarrow \text{FFs are required.}$$

$$\Rightarrow \text{Freq at the O/P of MSB } (f) = \frac{f_{\text{clk}}}{2^n} = \frac{8.192 \text{ MHz}}{2^{14}} = 500 \text{ Hz}$$

Q For what min value of propagation delay in each FF will a 10 bit ripple counter skip a count when it is clocked at 10 MHz.

Ans For a state change to ripple through all  $n$ -stages.

$$T_c = n t_{pd}$$

$$f_c = \frac{1}{T_c} = \frac{1}{n t_{pd}}$$

$$\frac{1}{f_c} > n t_{pd}$$

$$2) \boxed{t_{pd} = \frac{1}{n f_c} = \frac{1}{10 \times 10^6 \text{ Hz}} = 10 \text{ ns.}}$$

## SYNCHRONOUS COUNTER

Design of Synchronous Counter: →

Step-1 Based on the description of the problem determine the required number  $n'$  of the FFs - the smallest value of  $n'$  is such that number of states  $\boxed{N' \leq 2^n}$ .

Step-2 Draw the state diagram showing all the possible states. A state diagram which can also be called as transition diagram, is a graphical means of describing the sequence of states through which the counter progresses. In case the counter goes to a particular

state counter goes to a particular state from the previous state on the next clock pulse, the same can also be included in the state diagram.

Step-3 Write the excitation table that lists the present state (PS), the next state (NS) and the required excitation.


Step-4 Obtain the minimal expression for the excitations of the FFs using K-maps.

Step-5 Implement the minimal expressions to get the logic circuit.

Q Design a Synchronous Decade counter using T-Flipflop and also draw its timing diagram?

Ans  $N=10$  (0 to 9)  
 $n=4$

State diagram



Excitation table

PS				NS				$T_4$	$T_3$	$T_2$	$T_1$
$Q_4$	$Q_3$	$Q_2$	$Q_1$	$Q_4$	$Q_3$	$Q_2$	$Q_1$				
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1



For  $T_2$

$Q_4 Q_3$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 \bar{Q}_1$	$Q_2 Q_1$
$\bar{Q}_4 \bar{Q}_3$	0	1	1	2
$\bar{Q}_4 Q_3$		1	1	
$Q_4 \bar{Q}_3$	X	X	X	X
$Q_4 Q_3$			X	X

$T_1 = 1$

~~$T_2 = Q_2 Q_1 + \bar{Q}_4 Q_1$~~

$T_2 = \bar{Q}_4 Q_1$

For  $T_3$


$Q_4 Q_3$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 \bar{Q}_1$	$Q_2 Q_1$
$\bar{Q}_4 \bar{Q}_3$	0	1	2	
$\bar{Q}_4 Q_3$		1		
$Q_4 \bar{Q}_3$	X	X	X	X
$Q_4 Q_3$			X	X

$T_3 = Q_2 Q_1$

For  $T_4$

$Q_4 Q_3$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 \bar{Q}_1$	$Q_2 Q_1$
$\bar{Q}_4 \bar{Q}_3$	0	1	3	2
$\bar{Q}_4 Q_3$			1	
$Q_4 \bar{Q}_3$	X	X	X	X
$Q_4 Q_3$		1	X	X


$T_4 = Q_4 Q_1 + Q_3 Q_2 Q_1$



8 Design a MOD-6 synchronous counter using T-FF and Draw its timing diagram?

MOD-6

$N=6$   
Counts from 0 to 5  
 $n=3$



Excitation table

PS			NS			FF inputs		
$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$T_3$	$T_2$	$T_1$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	0	0	0	1	0	1

$T_1 = 1$

For  $T_2$

$Q_3$	$Q_2$	$Q_1$	$T_2$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$T_2 = Q_2 Q_1 + Q_3 Q_1$


$T_2 = Q_1 (Q_2 + Q_3)$

For  $T_3$

$Q_3$	$Q_2$	$Q_1$	$T_3$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$T_3 = Q_2 Q_1 + Q_3 Q_1$

$T_3 = Q_1 (Q_2 + Q_3)$







$$T_3 = Q_1(Q_2 + Q_3) \quad T_2 = Q_1(Q_2 + \bar{Q}_3) \quad T_1 = 1$$

$Q_3$	$Q_2$	$Q_1$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
0	0	0

Q Design a skip counter which counts the states 0, 2, 4, 6, 0, ...



PS			NS			FF Excitation		
$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$T_3$	$T_2$	$T_1$
0	0	0	0	0	0	0	1	0
0	1	0	1	0	0	1	1	0
1	0	0	1	1	0	0	1	0
1	1	0	0	0	0	1	1	0



for  $T_2$

$Q_3$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 \bar{Q}_1$	$Q_2 Q_1$
$\bar{Q}_3$	1	X	X	1
$Q_3$	1	X	X	1


$$T_1 = 0$$

$$T_2 = 1$$


for  $T_3$

$Q_3$	$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_2 Q_1$	$Q_2 \bar{Q}_1$	$Q_2 Q_1$
$\bar{Q}_3$	X	X	X	1
$Q_3$	X	X	X	1

$$T_3 = Q_2$$




Synchronous Design an 8421 BCD counter using 3 flip-flops



n=3


P S			NS			FF Inputs		
Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	0	1	1	0	0	1	1	1
0	1	0	1	0	1	0	0	1
0	1	0	1	1	1	0	1	0
0	1	1	0	0	0	1	1	1
1	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	1

For T<sub>1</sub>




$$T_1 = Q_2 + Q_1$$

For T<sub>2</sub>





$$T_2 = Q_1$$

For T<sub>3</sub>



$$T_3 = Q_2$$



Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>
0	0	0
0	0	1
0	1	1
1	0	0
1	0	1
1	1	1




## Q. Design a synchronous 3-bit UP/DOWN counter?

- Up counter → up counter counts from LOW to HIGH 000 to 111
- Down counter → down counter counts from HIGH to LOW 111 to 000
- There must be a control bit which control both the up & down count operation separately.

Let  $M$  is the control bit →


$M=0$  → is used for UP operation.

$M=1$  → is used for down operation.



CLK	M	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	T <sub>3</sub>	T <sub>2</sub>	T <sub>1</sub>
0	0	0	0	0	0	0	1
1	0	0	0	1	0	1	1
2	0	0	1	0	0	0	1
3	0	0	1	1	1	1	1
4	0	1	0	0	0	0	1
5	0	1	0	1	0	1	1
6	0	1	1	0	0	0	1
7	0	1	1	1	1	1	1
8	1	0	0	0	1	1	1
9	1	0	0	1	0	0	1
10	1	0	1	0	0	1	1
11	1	0	1	1	0	0	1
12	1	1	0	0	1	1	1
13	1	1	0	1	0	0	1
14	1	1	1	0	0	1	1
15	1	1	1	1	0	0	1
16	1	0	0	0	0	0	1

0111  
0000  
1000



1000

1111

for  $T_1$

$$T_1 = 1$$

$M Q_3$

1 <sub>0</sub>	1 <sub>1</sub>	1 <sub>3</sub>	1 <sub>2</sub>
1 <sub>4</sub>	1 <sub>5</sub>	1 <sub>7</sub>	1 <sub>6</sub>
1 <sub>12</sub>	1 <sub>13</sub>	1 <sub>15</sub>	1 <sub>14</sub>
1 <sub>8</sub>	1 <sub>9</sub>	1 <sub>11</sub>	1 <sub>10</sub>

for  $T_2$

$$T_2 = \overline{M} Q_1 + M \overline{Q}_1$$


$M Q_3$

$\overline{M} Q_1$	$\overline{M} Q_1$	$\overline{M} Q_1$	$\overline{M} Q_1$
1 <sub>1</sub>	1 <sub>3</sub>	1 <sub>5</sub>	1 <sub>7</sub>
1 <sub>4</sub>	1 <sub>6</sub>	1 <sub>9</sub>	1 <sub>11</sub>
1 <sub>12</sub>	1 <sub>14</sub>	1 <sub>17</sub>	1 <sub>19</sub>
1 <sub>8</sub>	1 <sub>10</sub>	1 <sub>16</sub>	1 <sub>18</sub>

FDT  $T_3$

			1	2	
	0	1	2	3	
	4	5	6	7	
8	9	10	11	12	13
14	15	16	17	18	19
20	21	22	23	24	25


$$T_3 = M\bar{Q}_2\bar{Q}_1 + \bar{M}Q_2Q_1$$



RING COUNTER  $\Rightarrow$  Application of SISO Register

- $\Rightarrow$  It is used as a Decoder circuit.
- $\Rightarrow$  This is a type of synchronous counter.
- $\Rightarrow$  The ring counter utilizes, PFF for each state in its sequence and it is therefore wasteful of PFS.

4-bit Ring Counter



- $\Rightarrow$  Before applying CLK, pulse Preset FF1 i.e.  $Q_1 = 1$  and clear the rest PFS i.e.  $Q_2 = Q_3 = Q_0 = 0$



CLK	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1


Initially 1st FF is preset & the Rest are cleared, 4 Qs of the counters indicated directly the decimal Count of the CLK pulse.

When Q<sub>0</sub> = 1, the CLK pulse = 0  
 Q<sub>1</sub> = 1, the CLK pulse = 1  
 Q<sub>2</sub> = 1, the CLK pulse = 2  
 Q<sub>3</sub> = 1, the CLK pulse = 3

Hence we conclude that '1' is always contained in the counter and simply shifted around the counter ckt with the application of a CLK, so it produces a ring structure.

⇒ Ring counter is a decimal counter, it is a divided-by-N counter, where 'N' is the no. of stages.

Johnson Counter ⇒ Twisted Ring Counter



It has 8 states

clk	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

