


①


Lab - 8

II, PRE-LAB



b) module sisomod (CLK, clear, si, so);
input CLK, si, clear;
output so;
reg so;
reg [3:0] tmp;
always @ (posedge CLK)
begin
if (clear)
tmp <= 4'b0000;
else
tmp <= tmp << 1;
tmp[0] <= si;
so = tmp[3];
end
end module

(2)

Obj - IISIPO

b) module sipomod (clk, clear, si, po);

input clk, si, clear;

output [3:0] po;

reg [3:0] tmp;

reg [3:0] po;

always @ (posedge clk)

begin

if (clear)

tmp <= 4'b0000;

else

tmp <= tmp << 1;


tmp[0] <= si;

po = tmp;

end

endmodule.

Obj - III :



b) Module ShiftRegister_SIPO(c, SI, PO);

input c, SI

output [7:0] PO;

reg [7:0] tmp;

always @ (posedge c)

begin


tmp = { tmp[6:0], SI };

end

assign PO = tmp;

endmodule.

(4)

Obj - 4a) PIPO :

b) module ShiftRegister_PIPO (CLK, Pi, Po);

input CLK;

input [3:0] Pi;

output reg [3:0] Po;

always @ (posedge CLK)

begin

Po = Pi;

end

endmodule .

III LAB;Components Required;

<u>S. No</u>	<u>Name of the component</u>	<u>specification</u>	<u>Quantity</u>
1	Bread board	—	1
2	D-flip-flop	7474	2
3	AND	7408	2
4	OR	7432	1

CONCLUSION

Obj-I :-

The SISO configuration allows for the serial input of data, which is then shifted through the registers & output in a serial manner.

Obj-II :-

The SIPO configuration allows for the serial input of data, which is then shifted through the registers and output in parallel.

Obj-III :-

The PISO configuration allows for the parallel input of data, which is then shifted through the registers and output in a serial manner.

Obj-IV :-

The PIPO configuration allows for the parallel input of data, which is then shifted through the registers and output in parallel.

IV POST LAB

I) B) 0010

III) C) 0000

II) B) 0111