
Main Points

- Process concept
 - A process is the OS abstraction for executing a program with limited privileges
- Dual-mode operation: user vs. kernel
 - Kernel-mode: execute with complete privileges
 - User-mode: execute with fewer privileges
- Safe control transfer
 - How do we switch from one mode to the other?



Mode Switch

• From user mode to kernel mode

Syster all

Ewag

- Interrupts
 - Triggered by timer and I/O devices
- Exceptions
 - Triggered by unexpected program behavior
 - Or malicious behavior!
- System calls (aka protected procedure call)
 - Request by program for kernel to do some operation on its behalf
 - Only limited # of very carefully coded entry points

Mode Switch


- From kernel mode to user mode radeby kornal
 - New process/new thread start
 - Jump to first instruction in program/thread
 - Return from interrupt, exception, system call
 - Resume suspended execution
 - inal Kernal - Process/thread context switch
 - Resume some other process
 - User-level upcall (UNIX signal) was well user register to program The keeped In
 - Asynchronous notification to user program

Up call for a program a user

12 vos first voitch rate

Activity #1 and the

• ในความเห็นของ นศ การทำ mode switch ควรทำอย่างไรบ้าง เพื่อให้มีความปลอดภัยต่อข้อมูลและเสถียรภาพของระบบ (10 นาที)



Implementing Safe Kernel Mode Transfers

- INU PROCEST STATE il instruction de la dichi register 1221 L'E 1120 save 150 75 - mus trandle weird/buggy (valicious urer state - rytem calls with noll pointer I all great return instr out of bound I novolonous for Tailur c Over stack pointer out of bourd mus distribus fernel insu todans uso di uno - User mustais d'us interrupt innûte

Device Interrupts

- OS kernel needs to communicate with physical devices
- - OM HOULE IN US is USIE 26 LUNG 28
 - Device access to memory
 - Programmed I/O: CPU reads and writes to device 🖟 🙏
 - Direct memory access (DMA) by device
 Buffer descriptor: sequence of DMA's
 - - E.g., packet header and packet body
 - Queue of buffer descriptors
 - Buffer descriptor itself is DMA'ed

 1 descriptor = 1 of will

Activity #2

- How do device interrupts work?
 - Where does the CPU run after an interrupt? מֹצְיוֹיוֹן שִׁ עמֹצִי
 - What stack does it use? 🤝 ก็ลัตัวเฟร มั โปกแกรม และให้ ปัญห
 - Is the work the CPU had been doing before the war process of interrupt lost forever?
 - If not, how does the CPU know how to resume that work?

 The state of the contract of the state of the contract of the contra

(10 นาที)


lvoceds Code Mrch Woda Sor youther 001111 all's terral role
all's tack 25 Nock (J41, PU) recurify Hack 150 UCLN =1N 1663 int rothe dishibly system cal locasio (12 12 12 12 2 2 4 42 7 (11 12) LUN 1966 PLINE Why work wood Now my so ist whork mystly of Vy ternel NOID OLD Kerrol To

How do we take interrupts safely?

- Interrupt vector
 - Limited number of entry points into kernel
- Kernel interrupt stack
 - Handler works regardless of state of user code
- Interrupt masking have ning int ye by his in rol Handler is non-blocking
- Atomic transfer of control
 - "Single instruction"-like to change: (intity n'niny ku fi la instruction).

 Program counter > PC Program counter → pc
 Stack pointer → st
 Memory protection →


 - Kernel/user mode 🥥 🏸
- Transparent restartable execution
 - User program does not know interrupt occurred



Prescis! Virtual mer Process Hack 0800 Cap . static system call 4 OC B

Where do mode transfers go?

• Solution: *Interrupt Vector*



The Kernel Stack


- Interrupt handlers want a stack
- System call handlers want a stack
- Can't just use the user stack [why?]




Croccos 2 m throad

The Kernel Stack

- Solution: two-stack model
 - Each OS thread has kernel stack (located in kernel memory) plus user stack (located in user memory)
- Place to save user registers during interrupt






Interrupt Stack

- Per-processor, located in kernel (not user) memory
 - Usually a process/thread has both: kernel and user stack
- Why can't the interrupt handler run on the stack of the interrupted user process?

Case Study: x86 Interrupt

- Save current stack pointer
- Save current program counter
- Save current processor status word (condition codes)
- Switch to kernel stack; put SP, PC, PSW on stack
 - Switch to kernel mode
 - Vector through interrupt table
 - Interrupt handler saves registers it might clobber


Before Interrupt



During Interrupt

```
User-level
                                 Registers
                                                              Kernel
Process
                                                              code:
 code:
                                  SS: ESP
                                  CS: EIP
                                                              handler() {
 foo () {
                                  EFLAGS
                                              2 6
                                                                pusha
  while(...) {
                                  other
   x = x+1;
                                 registers:
   y = y-2;
                                  EAX, EBX,
                                  •••
                                                            Exception
 stack:
                                                               Stack
                                                                SS
                                                                ESP
                                                              EFLAGS
                                                                CS
                                                                EIP
                                                               error
```

After Interrupt



At end of handler

- Handler restores saved registers
- Atomically return to interrupted process/thread
 - Restore program counter
 - Restore program stack
 - Restore processor status word/condition codes
 - Switch to user mode

Interrupt Masking

villue int églisable si int

- Interrupt handler runs with interrupts off
 - Re-enabled when interrupt completes
- OS kernel can also turn interrupts off
 - Eg., when determining the next process/thread to run
 - On x86
 - CLI: disable interrrupts
 - STI: enable interrupts
 - Only applies to the current CPU (on a multicore)
- We'll need this to implement synchronization in chapter 5

Hardware support: Interrupt Control

- Interrupt processing not visible to the user process:
 - Occurs between instructions, restarted transparently
 - No change to process state
 - What can be observed even with perfect interrupt processing?
- Interrupt Handler invoked with interrupts 'disabled'
 - Re-enabled upon completion
 - Non-blocking (run to completion, no waits)
 - Pack up in a queue and pass off to an OS thread for hard work

Hardware support: Interrupt Control

- OS kernel may enable/disable interrupts
 - On x86: CLI (disable interrupts), STI (enable)
 - Atomic section when select next process/thread to run
 - Atomic return from interrupt or syscall
- HW may have multiple levels of interrupts
 - Mask off (disable) certain interrupts, eg., lower priority
 - Certain Non-Maskable-Interrupts (NMI)
 - 4 e.g., kernel segmentation fault
 - Also: Power about to fail!

1000 (XVO


int Lace o line
int Lace o line
int Lace o line

Kernel System Call Handler

- Vector through well-defined syscall entry points!
 - Table mapping system call number to handler
- Locate arguments
 - In registers or on user (!) stack
- Copy arguments
 - From user memory into kernel memory carefully checking locations!
 - Protect kernel from malicious code evading checks
- Validate arguments
 - Protect kernel from errors in user code
- Copy results back
 - Into user memory carefully checking locations!

Or oral Crogv on Mρ ress aisonnie Esec code virus this state an infinita Im Job ju n' int routh WA no win wir int handler K MINISTO & Stack Barer Octob DIONE COL ugocall facx) 14 X86 trop à Nois WL SYSENT Évisil ràic trop

NVN network rocket read



Today: Four Fundamental OS Concepts

- Thread: Execution Context
 - Program Counter, Registers, Execution Flags, Stack
- Address space (with translation)
 - Program's view of memory is distinct from physical machine
- Process: an instance of a running program
 - Address Space + One or more Threads
- Dual mode operation / Protection
 Only the "system" can access certain resources

 - Combined with translation, isolates programs from each other Profect av Wins Hu.

Wir karrel runa MIGG