









DC-DC POWER IN






USB UART&USB POWER




POWER SWITCH



1.8V/3.3V POWER




POWER SOURCE ON BOARD



Title		
Size	Number	Revision
A4		
Date:	2022/2/9	Sheet of
File:	E:\ZYNQ\01 POWER&UART.SchDoc	Drawn By:

CORE_IO



ZYNQ7010&7020

PHY1 ADI/LED1	J2 2
PHY1 MDI2 P	J2 4
PHY1 MDI2 N	J2 6
PHY1 MDI3 P	J2 8
PHY1 MDI3 N	J2 10

B35 L15 N	PHY MDC	F20	J2 14
B35 L15 P	PHY MDIO	F19	J2 16
B35 L4 N	RGMI TXD3	D20	J2 18
B35 L4 P	RGMI TXD2	D19	J2 20
B35 L1 P	RGMI TXD1	C20	J2 22
B35 L1 N	RGMI TXC	B20	J2 24
B35 L12 N	RGMI TXCTL	K18	J2 26
B35 L12 P	RGMI RXC	K17	J2 28
B35 L3 N	RGMI TXD0	D18	J2 30
B35 L3 P	RGMI RXCTL	E17	J2 32
B35 L2 P	RGMI RXD0	B19	J2 34
B35 L2 N	RGMI RXD1	A20	J2 36
B35 L13 N	RGMI RXD2	H17	J2 38
B35 L13 P	RGMI RXD3	H16	J2 40
B35 L19 N	PHY RST N	G15	J2 42
B35 L19 P	PHY LED0	H15	J2 44
B35 I00	GBC KEY	G14	J2 46
B35 I025	UART3 TX	J15	J2 48
B35 L11 N	LCD RST	L17	J2 50
B35 L11 P	CAN RX	L16	J2 52
B35 L20 N	CAN TX	J14	J2 54
B35 L20 P	UART2 RX	K14	J2 56
B35 L23 N	UART2 TX	M15	J2 58
B35 L23 P	BEEP	M14	J2 60

OTG DATA7	J2 64
OTG DATA4	J2 66
OTG DATA1	J2 68
OTG DATA0	J2 70
OTG DATA2	J2 72
OTG DATA5	J2 74
OTG DATA3	J2 76
SD CMD	J2 78
SD CLK	J2 80
SD D0	J2 82
SD D1	J2 84
SD D2	J2 86
SD D3	J2 88


	SD CLK	J2 80
	SD D0	J2 82
	SD D1	J2 84
	SD D2	J2 86
	SD D3	J2 88
PS KEY0	PS MIO12	J2 90
PS LED0	PS MIO7	J2 92
PS KEY1	PS MIO11	J2 94
OTG RESETN	PS MIO9	J2 96
	FPGA TDI	J2 98
	FPGA TMS	J2 100

PHY1 AD0/LED0	J2 1
PHY1 MDI0 P	J2 3
PHY1 MDI0 N	J2 5
PHY1 MDI1 P	J2 7
PHY1 MDI1 N	J2 9


J2 13	J20	HDMI D2 P	B35 L17 P
J2 15	H20	HDMI D2 N	B35 L17 N
J2 17	K19	HDMI D1 P	B35 L10 P
J2 19	J19	HDMI D1 N	B35 L10 N
J2 21	G19	HDMI D0 P	B35 L18 P
J2 23	G20	HDMI D0 N	B35 L18 N
J2 25	J18	HDMI CLK P	B35 L14 P
J2 27	H18	HDMI CLK N	B35 L14 N
J2 29	M20	LCD BL	B35 L7 N
J2 31	M19	T CS	B35 L7 P
J2 33	L19	HDMI HPD	B35 L9 P
J2 35	L20	AUD ADCSRC	B35 L9 N
J2 37	M18	AUD BCLK	B35 L8 N
J2 39	M17	AUD ADCDAT	B35 L8 P
J2 41	G18	AUD DACSRC	B35 L16 N
J2 43	G17	AUD DACDAT	B35 L16 P
J2 45	E19	AUD MCLK	B35 L5 N
J2 47	E18	IIC1 SCL	B35 L5 P
J2 49	F17	IIC1 SDA	B35 L6 N
J2 51	F16	TPAD	B35 L6 P
J2 53	K16	PL KEY1	B35 L24 P
J2 55	L15	PL LED1	B35 L22 N
J2 57	L14	PL KEY0	B35 L22 P
J2 59	N16	PL RESET	B35 L21 N
J2 61	N15	GBC LED	B35 L21 P

62	61	J2 63	
64	63	J2 65	OTG NXT
66	65	J2 67	OTG STP
68	67	J2 69	OTG DIR
70	69	J2 71	OTG CLK
72	71	J2 73	OTG DATA6
74	73	J2 75	OTG DATA3
76	75		


EXT_IO




RS232




RGB LCD




OLED&CAMERA




RS485




CAN




ATK MODULE




EEPROM




LED




KEY




JTAG




RTC



TOUCH KEY



BEEP



Title		
Size A4	Number	Revision
Date:	2022/2/9	Sheet of
File:	E:\ZYNO\...03_DEVICE.SchDoc	Drawn By:

ETHERNET

Power on Strapping Pins





LED_ACT(IPU)	PHY_ADDR(2)		
RXD1(IPD)	PHY_ADDR(1)	PHY Addr=00000+PHYA(2:0)	PHY address 00100b
RXD0(IPD)	PHY_ADDR(0)		
RXD3(IPD)	MODE_SEL(1)	01=force low power mode;	
LED_1000(IPU)	MODE_SEL(0)	11=normal mode;	Normal mode
RXD2(IPD)	PLLON	0=PLL OFF in hibernation; 1=PLL ON in hibernation;	PLL OFF in hibernation
RX_DV(IPD)	3.3V/2.5V_SEL	0=RGMII 10 3.3V; 1=RGMII 10 2.5V;	3.3V RGMII
LED_10_100(IPU)	RXC_delay_en	0=RXC delay disable; 1=RXC delay enable;	RXC delay enable
RX_CLK(IPD)	CLK_25M_en	0=CLK_25M enable; 1=CLK_25M disable;	CLK_25M output enable

Title		
Size	Number	Revision
A4		
Date:	2022/9/	Sheet of
File:	E:\ZYNQ\...\05_ETH.SchDoc	Drawn By:

LED_ACT(IPU)	PHY_ADDR(2)	PHY Addr=00000+PHYA(2:0)	
RXD1(IPD)	PHY_ADDR(1)		
RXD0(IPD)	PHY_ADDR(0)		
RXD3(IPD)	MODE_SEL(1)	01=force low power mode; 11=normal mode;	
LED_1000(IPU)	MODE_SEL(0)		
RXD2(IPD)	PLLON	0=PLL OFF in hibernation; 1=PLL ON in hibernation;	
RX_DV(IPD)	3.3V/2.5V_SEL	0=RGMIIO 3.3V;	1=RGMIIO 2.5V;
LED_10_100(IPU)	RXC_delay_en	0=RXC delay disable;	1=RXC delay enable;
RX_CLK(IPD)	CLK_25M_en	0=CLK_25M enable;	1=CLK_25M disable;


Title		
Size A4	Number	Revision
Date:	2022/2/9	Sheet of
File:	E:\ZYNQ\A05 ETH.SchDoc	Drawn By:

HDMI




Title		
Size	Number	Revision
A4		
Date:	2022/2/9	Sheet of
File:	E:\ZYNQ\...\06 HDMI.SchDoc	Drawn By:

USB OTG



USB HUB



Title			
USB OTG			
Size	Number	V1.0	Revision
A4			
Date:	2022/2/9	Sheet	of
File:	E:\ZYNO\07 USB.SchDoc	Drawn By:	