




Vivado IP Integrator(VIPI)

- •Zynq UltraScale+ MPSoC Processing System (PS)
- Video Test Pattern Generator (TPG)
- Clocking Wizard
- Video Timing Controller (VTC)
- •AXI4-Stream to Video Out
- Concat






Zynq UltraScale+ MPSoC PS

KV260 Display Port (DP) is coming out from the PS side, not from the PL side.

We have to enable Live Mode in PS. This will add a parallel video interface in the PS IP block.


So, we can connect the PL video interface to the PS video interface.





Clocking Wizard


In our design, the IP is configured to generate three clocks as follows:



Video Test Pattern Generator (VTPG)

Use Xilinx's VTPG IP as our pipeline video source.

To support 4K resolution, we must have column and row values be 4096 and 2160 respectively.






Video Timing Controller (VTC)

This IP is responsible for generating as well as detecting the video timing regarding video resolution.

Here in this design,

- We need to generate the video timing.
 So, IP is customized for a generation.
- Select custom mode to manually set the video timing for custom resolution.
- Enabled the AXI Lite interface so that we can program this IP to generate video timing for 4K resolution.





AXI4-Stream to Video Out (Axis2Video)


This IP takes AXI4 Stream and Video Timing as Input and converts it into Parallel Video.

We can then connect this video to the DP video interface in the Zynq PS block.

As DP video data width is 36 bit, we also need to set parallel video data width to 36 bit by setting Native Video Output Component Width 12.


We also set clock mode Independent so that we can give separate video clock.

We let other parameters as it is.



AXI4-Stream to Video Out (Axis2Video)


The timing generation is controlled by Axis2Video for the synchronization between the stream and its timing. So, we need to connect VTC's gen_clken pin to Axis2Video's vtg_ce pin, And connect vtiming_out pin to vtiming_in pin



AXI4-Stream to Video Out (Axis2Video)

Axis2Video's parallel video interface

```
(Axis2Video) (Zynq U+ MPSoC PS)
vid_active video -----> dp_live_video_in_de
vid_data -----> dp_live_video_in_pixel1[35:0]
vid_hsync----> dp_live_video_in_hsync
vid_vsync----> dp_live_video_in_vsync
```




AXI Stream and Clock Connections

We need to establish the AXI4Stream interface connection between VTPG and Axis2Video IPs to complete a pipeline.

Let's connect interface as shown below:

m_axis_video (VTPG) -----> video_in (Axis2Video)




AXI Stream and Clock Connections

As we are generating three clock outputs from the clock wizard, we need to connect these in the following manner.

clk_wiz clock	IP clock pin	IP
clk_out1	s_axi_aclk	VTC
clk_300	ap_clk	VTPG
	aclk	Axis2Video
clk_297	clk	VTC
	vid_io_out_clk	Axis2Video
	dp_video_in_clk	Zynq U+ MPSoC

AXI Stream and Clock Connections


As we are generating three clock outputs from the clock wizard, we need to connect these in the following manner.






Run Connection Automation

Finally, let's run connection automation to connect all AXI Lite interfaces of IPs to Master AXI Port in the Zynq PS block. Vivado will automatically add AXI Interconnect IP and do the necessary clock and reset pin connection for it.




Run Connection Automation

As you might have noticed the processor System Reset IPs are also automatically added. We need to connect the ext reset in pin to the pl resetn pin of the Zynq PS block.




PL_PS Interrupt








Final Block Design



Export Xsa to Vitis








Vitis Part

Create Platform & Import Examples

Xilinx has provided software API for DP interface. Users can quickly implement the DP interface in their design. You can find the API code and import it by following the steps shown in the pictures below.



Example Design

xdpdma_video_example.c

```
39 #ifndef SDT
  #define DPPSU DEVICE ID
                             XPAR PSU DP DEVICE ID
41 #define AVBUF DEVICE ID
                             XPAR PSU DP DEVICE ID
   #define DPDMA DEVICE ID
                             XPAR XDPDMA 0 DEVICE ID
43 #define INTC DEVICE ID
                             XPAR SCUGIC 0 DEVICE ID
44 #define DPPSU INTR ID
   #define DPDMA INTR ID
                             154
46
   #define DPPSU BASEADDR
                             XPAR PSU DP BASEADDR
   #define AVBUF BASEADDR
                             XPAR PSU DP BASEADDR
   #define DPDMA BASEADDR
                             XPAR PSU DPDMA BASEADDR
   #else
   #define DPPSU BASEADDR
                             XPAR XDPPSU 0 BASEADDR
   #define AVBUF BASEADDR
                             XPAR XDPPSU Ø BASEADDR
   #define DPDMA BASEADDR
                             XPAR XDPDMA 0 BASEADDR
   #define INTC BASEADDR
                             XPAR_XSCUGIC_0_BASEADDR
55 #endif
56
57 #define BUFFERSIZE
                             3840 * 2160 * 4
                                               /* HTotal * VTotal * BPP */
58 #define LINESIZE
                             3840 * 4
                                               /* HTotal * BPP */
59⊖ #define STRIDE
                             LINESIZE
                                               /* The stride value should
60
                                                   be aligned to 256*/
```


```
144@ /**
145
146 * The purpose of this function is to initialize the application configuration.
147
             RunCfgPtr is a pointer to the application configuration structure.
148 *
149
150 *
     @return
             None.
151
152 *
     @note
             None.
153 *
   155⊖ void InitRunConfig(Run_Config *RunCfgPtr)
156 {
157
       /* Initial configuration parameters. */
158
          RunCfgPtr->DpPsuPtr = &DpPsu;
159
          RunCfgPtr->IntrPtr = &Intr:
160
          RunCfgPtr->AVBufPtr = &AVBuf;
          RunCfgPtr->DpDmaPtr = &DpDma;
162
          RunCfgPtr->VideoMode = XVIDC_VM_3840x2160_30_P;
163
          RunCfgPtr->Bpc
                           = XVIDC BPC 8;
164
          RunCfgPtr->ColorEncode
                                    = XDPPSU_CENC_RGB;
165
          RunCfgPtr->UseMaxCfgCaps
                                    = 1;
          RunCfgPtr->LaneCount
166
                                    = LANE COUNT 2;
167
          RunCfgPtr->LinkRate
                                    = LINK RATE 540GBPS;
168
          RunCfgPtr->EnSynchClkMode
                                    = 0;
169
          RunCfgPtr->UseMaxLaneCount
                                    = 1;
170
          RunCfgPtr->UseMaxLinkRate
                                    = 1;
171 }
172
240⊖
       /* Select the Input Video Sources.
241
        * Here in this example we are going to demonstrate
242
        * graphics overlay over the TPG video.
243
244
       XAVBuf_InputVideoSelect(AVBufPtr, XAVBUF_VIDSTREAM1_NONE,
245
                            XAVBUF VIDSTREAM2 NONLIVE GFX);
```



Source Import

Copy these files and paste them into your application project src directory.

Example design



User design

```
    □ dp_test_system [ dp_ptg ]
    □ dp_test [ standalone on psu_cortexa53_0 ]
    □ includes
    □ src
    □ h platform_config.h
    □ c platform.h
    □ c xdpdma_video_example.c
    □ h xdpdma_video_example.h
    □ iscript.ld
    □ ide
    □ dp_test_system.sprj
```

[Public]

Main.c

```
1 #include <stdio.h>
 2 #include "platform.h"
 3 #include "xil printf.h"
 4 #include "xv tpg.h"
 5 #include "xvtc.h"
 6 #include "xvidc.h"
 7 #include "xdpdma video example.h" //change according to your file name
9 XV_tpg tpg;
10 XVtc vtc;
11 XVtc Config *vtc config;
12
13⊖ void driverInit() {
14
15
        XV tpg Initialize(&tpg, 0);
16
       vtc_config = XVtc_LookupConfig(XPAR_VTC_0_DEVICE_ID);
17
18
19
       XVtc CfgInitialize(&vtc, vtc config, vtc config->BaseAddress);
20
21 }
22@ void ConfigVtc(XVidC_VideoStream *StreamPtr) {
23
        XVtc Timing vtc timing = { 0 };
        u16 PixelsPerClock = 1;
24
25
26
        vtc timing.HActiveVideo = StreamPtr->Timing.HActive / PixelsPerClock;
27
        vtc timing.HFrontPorch = StreamPtr->Timing.HFrontPorch / PixelsPerClock;
28
        vtc timing. HSyncWidth = StreamPtr->Timing. HSyncWidth / PixelsPerClock;
29
        vtc timing.HBackPorch = StreamPtr->Timing.HBackPorch / PixelsPerClock;
30
        vtc timing.HSyncPolarity = StreamPtr->Timing.HSyncPolarity;
31
        vtc timing.VActiveVideo = StreamPtr->Timing.VActive;
32
        vtc timing.V0FrontPorch = StreamPtr->Timing.F0PVFrontPorch;
33
        vtc timing.V0SyncWidth = StreamPtr->Timing.F0PVSyncWidth;
34
        vtc timing.V0BackPorch = StreamPtr->Timing.F0PVBackPorch;
35
        vtc_timing.VSyncPolarity = StreamPtr->Timing.VSyncPolarity;
36
        XVtc SetGeneratorTiming(&vtc, &vtc timing);
37
        XVtc Enable(&vtc);
38
        XVtc EnableGenerator(&vtc);
39
        XVtc RegUpdateEnable(&vtc);
```

```
42@ void ConfigTpg(XVidC_VideoStream *StreamPtr) {
       XV tpg DisableAutoRestart(&tpg);
       XV_tpg_Set_height(&tpg, StreamPtr->Timing.VActive);
45
       XV tpg Set width(&tpg, StreamPtr->Timing.HActive);
       XV tpg Set colorFormat(&tpg, XVIDC CSF RGB);
46
47
       XV tpg Set bckgndId(&tpg, XTPG BKGND COLOR BARS);
48
       XV tpg Set ovrlayId(&tpg, 1);
49
       XV tpg Set boxSize(&tpg, 100);
50
       XV_tpg_Set_motionSpeed(&tpg, 10);
51
       XV_tpg_EnableAutoRestart(&tpg);
52
       XV tpg Start(&tpg);
53 }
54⊖ int main() {
       init platform();
57
       print("-----\n\r");
58
       print("-----\n\r"):
59
       XVidC VideoTiming const *TimingPtr;
       XVidC VideoMode TestModes[2] = { XVIDC_VM_3840x2160_30_P, XVIDC_VM_UHD_30_P };
       XVidC VideoStream VidStream;
       /*Set stream parameters*/
       VidStream.PixPerClk = tpg.Config.PixPerClk;
       VidStream.ColorFormatId = XVIDC CSF RGB;
       VidStream.ColorDepth = tpg.Config.MaxDataWidth;
       VidStream.VmId = TestModes[0];
       TimingPtr = XVidC GetTimingInfo(VidStream.VmId);
       VidStream.Timing = *TimingPtr;
       VidStream.FrameRate = XVidC GetFrameRate(VidStream.VmId);
72
73
       xil printf("\r\n****************************\r\n"):
74
       xil_printf("Test Input Stream: %s (%s)\r\n",
75
               XVidC_GetVideoModeStr(VidStream.VmId),
76
77
               XVidC GetColorFormatStr(VidStream.ColorFormatId));
       xil printf("***********************************/r\n"):
78
79
       driverInit();
80
81
82
       ConfigTpg(&VidStream);
83
84
85
86
87
       ConfigVtc(&VidStream);
       run_dppsu();
       cleanup_platform();
       return 0;
```

ZCU104 Hardware Setting



ZCU104(MPSoC) DP TPG Output Example

```
Zyng MP First Stage Boot Loader
Release 2023.2 Feb 22 2024 - 11:05:58
PMU-FW is not running, certain applications may not be supported.
-----KV260 4K TPG------
************
Test Input Stream: 3840x2160@30Hz (RGB)
*************
DPDMA Generic Video Example Test
Generating Overlay.....
HPD event .....! Connected.
Lane count =
Link rate =
Starting Training...
      ! Training succeeded.
AVBuf Input Ref Clk = 3333333333 HzAVBuf Input Ref Clk = 3333333333 HzDONE!
..... HPD event
Successfully ran DPDMA Video Example Test
```

ZCU104(MPSoC) DP TPG Output Example

