



VC707 HDMI Output Example

HDMI_output Block Diagram



Block Design



Clocking Wizard Setting

輸出100MHz 給Microblaze , 輸出148.5MHz 給影像解析度使用

Clocking Wizard (6.0)

Documentation

IP Location

IP Symbol

Resource

Show disabled ports

clk_in1

clk_out1

clk_out2

Component Name

clk_wiz_0

Board

Clocking Options

Output Clocks

MMCM Settings

Summary

The phase is calculated relative to the active input clock.

Output Clock	Port Name	Output Freq (MHz)		Phase (degrees)		Duty Cycle (%)		Drives	Use Fine PS
		Requested	Actual	Requested	Actual	Requested	Actual		
<input checked="" type="checkbox"/> clk_out1	clk_out1	100.000	100.00000	0.000	0.000	50.000	50.0	BUFG	<input type="checkbox"/>
<input checked="" type="checkbox"/> clk_out2	clk_out2	148.5	148.43750	0.000	0.000	50.000	50.0	BUFG	<input type="checkbox"/>
<input type="checkbox"/> clk_out3	clk_out3	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>
<input type="checkbox"/> clk_out4	clk_out4	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>
<input type="checkbox"/> clk_out5	clk_out5	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>
<input type="checkbox"/> clk_out6	clk_out6	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>
<input type="checkbox"/> clk_out7	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>

WARNING : The Requested frequency value for clk_out2 can not be achieved. Please change the requested frequency or proceed with the nearest obtained frequency value of 148.43750

☐ USE CLOCK SEQUENCING

Clocking Feedback

Output Clock	Sequence Number
clk_out1	1
clk_out2	1
clk_out3	1
clk_out4	1
clk_out5	1
clk_out6	1
clk_out7	1

Source

Signaling

☒ Automatic Control On-Chip

☒ Single-ended

☐ Automatic Control Off-Chip

☐ Differential

☐ User-Controlled On-Chip

☐ User-Controlled Off-Chip

Enable Optional Inputs / Outputs for MMCM/PLL

Reset Type

☐ reset

☐ power_down

☐ input_clk_stopped

☒ Active High

☐ Active Low


☐ locked

☐ clkfbstopped


4

Clocking Wizard Setting


輸出100MHz 給Microblaze , 輸出148.5MHz 給影像解析度使用



Microblaze Setting





Microblaze Setting



IIC & uart Setting

IIC與uart直接使用開發版上的配置



VTPG Setting

Re-customize IP

Video Test Pattern Generator (8.2)

[Documentation](#) [IP Location](#)

☐ Show disabled ports

Component Name:

Samples per Clock:

Maximum Data Width:

Maximum Number of Columns: [64 - 15360]

Maximum Number of Rows: [64 - 8640]

☐ HAS AXI4S SLAVE

☐ HAS AXI4 YUV422 YUV420

Background Patterns


☒ SOLID COLOR ☒ RAMP ☒ COLOR BAR

☒ DISPLAY PORT ☒ COLOR SWEEP ☒ ZONE PLATE

Foreground Patterns

☒ FOREGROUND

OK Cancel



Video Processing Setting

設定影像格式 R.G.B 4:4:4

Re-customize IP

Video Processing Subsystem (2.3)

Documentation IP Location

☐ Show disabled ports

Component Name: v_proc_ss_0

Top Level **Color Matrix**

Samples Per Clock: 1

Maximum Data Width: 12

Maximum Number of Pixels: 3840 [64 - 8192]

Maximum Number of Lines: 2160 [64 - 4320]

Video Processing Functionality: Color Space Conversion Only

Top Level Configuration Options

Color Space Support

☐ RGB | YUV 4:4:4 | YUV 4:2:2 | YUV 4:2:0

☐ RGB | YUV 4:4:4 | YUV 4:2:2

☒ RGB | YUV 4:4:4

Ports: s_axi_ctrl, s_axi, aclk, aresetn, m_axis

OK Cancel

Video Timing Controller Setting

設定解析度時序 1080p

Re-customize IP

Video Timing Controller (6.2)

Documentation IP Location

☐ Show disabled ports

clk
clken
gen_clken
sof_state
resetr

vtiming_out +
fsync_out[0:0] -

Component Namev_tc_0

Detection/GenerationDefault/ConstantFrame Sync Position

Optional Features

☐ Include AXI4-Lite Interface

☐ Include INTC Interface

☐ Interlaced Video Support

☐ Synchronize Generator to Detector or to fsync_in

Max Clocks Per Line4096Max Lines Per Frame4096

Frame Syncs1

☒ Enable Generation

Generation Options

☐ Field ID Generation

☒ Vertical Blank Generation

☒ Horizontal Blank Generation

☒ Vertical Sync Generation

☒ Horizontal Sync Generation

☒ Active Video Generation

☐ Active Chroma Generation

☐ Auto Generation Mode

☐ Enable Detection

Detection Options

☐ Field ID Detection

☒ Vertical Blank Detection

☒ Horizontal Blank Detection

☒ Vertical Sync Detection

☒ Horizontal Sync Detection

☒ Active Video Detection

☐ Active Chroma Detection

Component Namev_tc_0

Detection/GenerationDefault/ConstantFrame Sync Position

Video Format

Video Mode1080p

Horizontal Settings

Active Size1920[0 - 4095]

Frame Size2200[0 - 4095]

Sync Start2008[0 - 4095]

Sync End2052[0 - 4095]

Frame/Field 0 Vertical Settings

Active Size1080[0 - 4095]

Frame Size1125[0 - 4095]

Sync Start1083[0 - 4095]

Sync End1088[0 - 4095]

Field 1 Vertical Settings

☐ Interlaced

Frame Size1125[0 - 4095]

Sync Start1083[0 - 4095]

Sync End1088[0 - 4095]

Frame/Field 0 Horizontal Fine Adjustment

Vblank Start2008[0 - 4095]

Vblank End2008[0 - 4095]

VSyc Start2008[0 - 4095]

VSyc End2008[0 - 4095]

Field 1 Horizontal Fine Adjustment

Vblank Start2008[0 - 4095]


Vblank End2008[0 - 4095]

VSyc Start2008[0 - 4095]

VSyc End2008[0 - 4095]



11

Video data connecting Setting



Video data connecting Setting

輸出一個hdmi_clk(148.5MHz)



Microblaze Control

Vc707_hdmi.c

```
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xstatus.h"
#include "sleep.h"
#include "xiic_1.h"
#include "xil_io.h"
#include "xil_types.h"
#include "xv_tpg.h"
#include "xvidc.h"
//#include "xvprocss.h"

#define PAGE_SIZE    16
#define IIC_BASE_ADDRESSXPAR_IIC_0_BASEADDR
#define EEPROM_TEST_START_ADDRESS0x80
#define IIC_SWITCH_ADDRESS 0x74
#define IIC_ADV7511_ADDRESS 0x39

XV_tpg tpg;
XV_tpg_Config *tpg_config;
//XVprocSs scaler_new_inst;
//XVprocSs csc_new_inst;

typedef u8 AddressType;

typedef struct {
    u8 addr;
    u8 data;
    u8 init;
} HDMI_REG;
#define NUMBER_OF_HDMI_REGS 40
```


Vc707_hdmi.c

```
HDMI_REG hdmi_iic[NUMBER_OF_HDMI_REGS] = {

    { 0x15, 0x00, 0x00 },
    { 0x16, 0x00, 0x20 },
    { 0x41, 0x00, 0x10 },
    { 0x48, 0x00, 0x08 },
    { 0x55, 0x00, 0x00 },
    { 0x56, 0x00, 0x28 },
    { 0x98, 0x00, 0x03 },
    { 0x9A, 0x00, 0xE0 },
    { 0x9C, 0x00, 0x30 },
    { 0x9D, 0x00, 0x61 },
    { 0xA2, 0x00, 0xA4 },
    { 0xA3, 0x00, 0xA4 },
    { 0xAF, 0x00, 0x06 },
    { 0xBA, 0x00, 0x60 },
    { 0xE0, 0x00, 0xD0 },
    { 0xF9, 0x00, 0x00 },

    // HDTV YCbCr (16to235) to RGB (16to235)
    //color space conversion
    /**/{ 0x18, 0x00, 0xAC },
    /**/{ 0x19, 0x00, 0x53 },
    /**/{ 0x1A, 0x00, 0x08 },
    /**/{ 0x1B, 0x00, 0x00 },
    /**/{ 0x1C, 0x00, 0x00 },
    /**/{ 0x1D, 0x00, 0x00 },
    /**/{ 0x1E, 0x00, 0x19 },
    /**/{ 0x1F, 0x00, 0xD6 },
    /**/{ 0x20, 0x00, 0x1C },
    /**/{ 0x21, 0x00, 0x56 },
    /**/{ 0x22, 0x00, 0x08 },
    /**/{ 0x23, 0x00, 0x00 },
    /**/{ 0x24, 0x00, 0x1E },
    /**/{ 0x25, 0x00, 0x88 },
    /**/{ 0x26, 0x00, 0x02 },
    /**/{ 0x27, 0x00, 0x91 },
    /**/{ 0x28, 0x00, 0x1F },
    /**/{ 0x29, 0x00, 0xFF },
    /**/{ 0x2A, 0x00, 0x08 },
    /**/{ 0x2B, 0x00, 0x00 },
    /**/{ 0x2C, 0x00, 0x0E },
    /**/{ 0x2D, 0x00, 0x85 },
    /**/{ 0x2E, 0x00, 0x18 },
    /**/{ 0x2F, 0x00, 0xBE }

};
```

Vc707_hdmi.c

```
u8 EepromIicAddr; /* Variable for storing Eeprom IIC address */
int IicLowLevelDynEeprom();
u8 EepromReadByte(AddressType Address, u8 *BufferPtr, u8 ByteCount);
u8 EepromWriteByte(AddressType Address, u8 *BufferPtr, u8 ByteCount);

//HDMI IIC
int IicLowLevelDynEeprom()
{
    u8 BytesRead;
    u32 StatusReg;
    u8 Index;
    int Status;
    u32 i;
    u8 channel[1] = {0x20};

    Status = XIic_DynInit(IIC_BASE_ADDRESS);
    if (Status != XST_SUCCESS) {return XST_FAILURE;}
    xil_printf("\r\nAfter XIic_DynInit\r\n");
    while (((StatusReg = XIic_ReadReg(IIC_BASE_ADDRESS,
        XIIC_SR_REG_OFFSET)) &
        (XIIC_SR_RX_FIFO_EMPTY_MASK |
        XIIC_SR_TX_FIFO_EMPTY_MASK |
        XIIC_SR_BUS_BUSY_MASK)) !=
        (XIIC_SR_RX_FIFO_EMPTY_MASK |
        XIIC_SR_TX_FIFO_EMPTY_MASK)) {

    }

    EepromIicAddr = IIC_SWITCH_ADDRESS;
    XIic_DynSend(IIC_BASE_ADDRESS, EepromIicAddr,
        channel, sizeof(channel), XIIC_STOP);
```

Vc707_hdmi.c

```
EepromIicAddr = IIC_ADV7511_ADDRESS;
for ( Index = 0; Index < NUMBER_OF_HDMI_REGS; Index++)
{
    EepromWriteByte(hdmi_iic[Index].addr, &hdmi_iic[Index].init, 1);
}

for ( Index = 0; Index < NUMBER_OF_HDMI_REGS; Index++)
{
    BytesRead = EepromReadByte(hdmi_iic[Index].addr, &hdmi_iic[Index].data, 1);
    for(i=0;i<1000;i++) {}; // IIC delay
    if (BytesRead != 1) {return XST_FAILURE;}}
return XST_SUCCESS;
}
```

Vc707_hdmi.c

```
u8 EepromReadByte(AddressType Address, u8 *BufferPtr, u8 ByteCount)
{
    u8 ReceivedByteCount;
    u8 SentByteCount;
    u16 StatusReg;

    /*
     * Position the Read pointer to specific location in the EEPROM.
     */
    do {StatusReg = XIic_ReadReg(IIC_BASE_ADDRESS, XIIC_SR_REG_OFFSET);
        if (!(StatusReg & XIIC_SR_BUS_BUSY_MASK)) {
            SentByteCount = XIic_DynSend(IIC_BASE_ADDRESS, EepromIicAddr,
                                         (u8 *) &Address, sizeof(Address), XIIC_REPEATED_START);
        }

    } while (SentByteCount != sizeof(Address));

    /*
     * Receive the data.
     */
    ReceivedByteCount = XIic_DynRecv(IIC_BASE_ADDRESS, EepromIicAddr,
                                     BufferPtr, ByteCount);

    /*
     * Return the number of bytes received from the EEPROM.
     */

    return ReceivedByteCount;
}
```

Vc707_hdmi.c

```
u8 EepromWriteByte(AddressType Address, u8 *BufferPtr, u8 ByteCount)
{
    u8 SentByteCount;
    u8 WriteBuffer[sizeof(Address) + PAGE_SIZE];
    u8 Index;
    /*
     * A temporary write buffer must be used which contains both the address
     * and the data to be written, put the address in first based upon the
     * size of the address for the EEPROM
     */
    if (sizeof(AddressType) == 2) {
        WriteBuffer[0] = (u8) (Address >> 8);
        WriteBuffer[1] = (u8) (Address);
    } else if (sizeof(AddressType) == 1) {
        WriteBuffer[0] = (u8) (Address);
        EepromIicAddr |= (EEPROM_TEST_START_ADDRESS >> 8) & 0x7;
    }
    /*
     * Put the data in the write buffer following the address.
     */
    for (Index = 0; Index < ByteCount; Index++) {
        WriteBuffer[sizeof(Address) + Index] = BufferPtr[Index];
    }
    /*
     * Write a page of data at the specified address to the EEPROM.
     */
    SentByteCount = XIic_DynSend(IIC_BASE_ADDRESS, EepromIicAddr, WriteBuffer, sizeof(Address) + ByteCount, XIIC_STOP);
    /*
     * Return the number of bytes written to the EEPROM.
     */
    return SentByteCount - sizeof(Address);}
```

Vc707_hdmi.c

```
XV_tpg tpg;
```

```
void ConfigTpg() {  
    XV_tpg_Initialize(&tpg, 0);  
    XV_tpg_DisableAutoRestart(&tpg);  
    XV_tpg_Set_height(&tpg, 1080);  
    XV_tpg_Set_width(&tpg, 1920);  
    XV_tpg_Set_colorFormat(&tpg, XVIDC_CSF_RGB);  
    XV_tpg_Set_bckgndId(&tpg, XTPG_BKGND_COLOR_BARS);  
    XV_tpg_Set_ovrlayId(&tpg, 1);  
    XV_tpg_Set_boxSize(&tpg, 100);  
    XV_tpg_Set_motionSpeed(&tpg, 10);  
    XV_tpg_EnableAutoRestart(&tpg);  
    XV_tpg_Start(&tpg);  
}
```

Vc707_hdmi.c

```
int main()
{
    int Status;

    init_platform();

    print("Hello World\n\r");
    print("Successfully ran Hello World application");

    Status = IicLowLevelDynEeprom();
    if (Status != XST_SUCCESS) {
        xil_printf("ADV7511 IIC programming FAILED\r\n");
        return XST_FAILURE;
    }
    xil_printf("ADV7511 IIC programming PASSED\r\n");

    print("-----\n\r");
    print(" ADV7511 HDMI Output Demo\n\r");
    print("-----\n\r");

    print("\n\r");
    print("TPG Configuration\n\r");
    ConfigTpg();

    //InitVprocSs_CSC();
    return 0;
}
```

HDMI Output

24

