


Course Agenda 2024.2

Xilinx的開發版都會提供相關的介面測試bitstream檔,可在該開發版的resource頁面下載

#### RESOURCES






依據說明文件(此圖為XTP205)可安裝Vivado 2014.1 Lab板來燒錄

# **Revision History**


| Date     | Version | Description  |  |  |
|----------|---------|--|--|--|
| 04/30/14 | 12.0    | Recompiled for 2015.1.   |  |  |
| 11/24/14 | 11.0    | Recompiled for 2014.4. Fixed AR62666.                                    |  |  |
| 10/08/14 | 10.0    | Recompiled for 2014.3. Added AR62666.                                    |  |  |
| 06/09/14 | 9.0     | Recompiled for 2014.2.   |  |  |
| 04/16/14 | 8.0     | Recompiled for 2014.1.   |  |  |
| 12/18/13 | 7.0     | Recompiled for 2013.4.   |  |  |
| 10/23/13 | 6.0     | Recompiled for 2013.3. Converted to IPI, added SGMII interface and LwIP. |  |  |
| 06/19/13 | 5.0     | Recompiled for 2013.2. AR55939, AR55738, AR55531, and AR55431 fixed.     |  |  |
| 04/03/13 | 4.0     | Recompiled for 2013.1. Added AR55939, AR55738, AR55531, and AR55431.     |  |  |
| 02/22/13 | 3.1     | ded AR53420.   |  |  |
| 12/18/12 | 3.0     | Recompiled for 2012.4.   |  |  |
| 10/23/12 | 2.0     | Recompiled for 2012.3. AR51180 fixed.                                    |  |  |
| 09/20/12 | 1.0     | Initial version for 2012.2. Added AR51180. Added AR51758.                |  |  |



依據說明文件(此圖為XTP205)安裝好開發版,



#### 將Boot Mode轉為JTAG, Mode Pin可參考該開發版的User Guide



#### **FPGA Configuration**

The VC707 board supports two of the five 7 series FPGA configuration modes:

- Master BPI using the onboard Linear BPI Flash memory
- JTAG using a type-A to micro-B USB cable for connecting the host PC to the VC707 board configuration port

Each configuration interface corresponds to one or more configuration modes and bus widths as listed in Table 1-2. The mode switches M2, M1, and M0 are on SW11 positions 3, 4, and 5 respectively as shown in Figure 1-3.




Figure 1-3: SW11 Default Settings

The default mode setting is M[2:0] = 010, which selects Master BPI at board power-on. See Configuration Options for detailed information about the mode switch SW11.


Table 1-2: VC707 Board FPGA Configuration Modes

| Configuration<br>Mode | SW13 DIP switch<br>Settings (M[2:0]) | Bus<br>Width | CCLK<br>Direction |
|-----------------------|--------------------------------------|--------------|-------------------|
| Master BPI            | 010                                  | x8, x16      | Output            |
| JTAG                  | 101                                  | x1           | Not Applicable    |

For full details on configuring the FPGA, see 7 Series FPGAs Configuration User Guide (UG470) [Ref 3].



部分開發版會提供GUI程式,依照官方附的開發文件操作即可






若未提供GUI或是GUI測試失敗,則可以直接燒錄Bist檔案。有的是一個專案,有的會提供Bist或tcl檔





觀察語法,若為一般的tcl寫法則可以直接在vivado source(一般會測試ipi及ibert)






Source前須先將路徑改為該檔案的絕對路徑,注意vivado習慣路徑是使用/

```
C: > Users > Orthr > Downloads > rdf0311-kcu105-bit-c-2017-3 > kcu105 bit > tcl > ≡ kcu105 ipi.tcl
      open_hw
                                                                                      Aa ab * 1 of 1 \wedge \downarrow = x
                                                                > pwd
      connect_hw_server -url localhost:3121
      current_hw_target [get_hw_targets */xilinx_tcf/Digilent/*]
      set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/*]
      open hw target -jtag mode 1
    scan_ir_hw_jtag 6 -tdi 0b
      scan_ir_hw_jtag 6 -tdi 3f
      close_hw_target
      open_hw_target
      current_hw_device [lindex [get_hw_devices] 0]
 11 set_property PROGRAM.FILE {[pwd]/../bitstream/kcu105_ipi_app.bit} [lindex [get_hw_devices] 0]
      program_hw_devices [lindex [get_hw_devices] 0]
      close_hw_target [current_hw_target [get_hw_targets */xilinx_tcf/Digilent/*]]
      disconnect_hw_server localhost:3121
      close_hw
```




#### 之後便可在Vivado Source該tcl






或是直接連接並燒錄bit檔案做測試





開啟Moba 並連接com port與bps(一般多為115200或9600),燒錄後即可看見bist測試項目






若tcl打開並非tcl寫法則需打開tcl shell

```
≡ ipi_app_download.tcl ×
C: > Xilinx > boardtest > zcu102_bit > BoardUI > tests > ZCU102 > ipi_app > ≡ ipi_app_download.tcl
       buts "There are $argc arguments to this script"
       puts "The name of this script is $argv0"
       # setup all defaults here in case an argument is not passed
       if {$argc > 0} {
           set i 0
           foreach arg $argv {
               puts "Argument $i is $arg"
               incr i
       puts "There should be at least 7 arguments at all times (0-6):"
       puts "Argument 0 is [lindex $argv 0]"
       puts "Argument 1 is [lindex $argv 1]"
       puts "Argument 2 is [lindex $argv 2]"
       puts "Argument 3 is [lindex $argv 3]"
       puts "Argument 4 is [lindex $argv 4]"
       puts "Argument 5 is [lindex $argv 5]"
```



與之前一樣,需要把tcl內的路徑修改為絕對路徑,並打開tcl shell輸入xsdb後source









# RF\_Analyzer


Course Agenda 2024.2



AMD X

安裝這塊CLK\_104就好







#### **JTAG**




**SD Card** 





#### 打開ZCU208 Board User Interface


在該開發版頁面下載RF Analyzer及BIST GUI 並打開BIST GUI





#### 打開ZCU208 Board User Interface

在System Controller下修改時鐘頻率(若失敗請注意是否有其他中文設備 像藍芽耳機.無線滑鼠等)





#### 打開ZCU208 Board User Interface


設定完成即可打開RF\_Analyzer



Device:

Protocol: JTAG-UART Design:


一開始全白為正常現象,需修改PLL頻率



將各個PLL 的頻率設置的與剛剛CLK 104設置的頻率一樣

Package: G1517 Device: ZU48DR Protocol: Ethernet

Design: 2020.2



Communication OK

#### 此為表示正常的畫面

