


Frequency Folding Tool

CLK104 RF PLL ADC/DAC




Callout	Reference Designation	Description
1	J20, J21	DAC_RFCLK_A, DAC RF PLL output A
12	J27, J28	ADC_RFCLK_A, ADC RF PLL output A



Configuring Clock via System Controller

[illegible]

Advanced



Basic **System Clocking** **Advanced**

RF Analyzer Enabled ▼ PL Clock Frequency (MHz) 100.0 [10.0 - 800.0]

ADC

☐ Enable Real Time Ports ☐ Enable Cal Freeze Ports

☐ Enable Real Time NCO Ports ☐ Auto Cal Freeze

☐ Enable Real Time Digital Step Attenuation Ports


DAC

☐ Enable Real Time Ports Output Current 20mA ▼


☐ Enable Real Time NCO Ports Variable Output Current Mode On ▼

☐ Enable Real Time Variable Output Power Ports


Example Design



RF Analyzer



Configuring Clock via RF analyzer



RF Analyzer (RF Analyzer 2021.1)

File Edit Settings Window Help

Overview

Programmable Logic (PL)

RF Data Converter Subsystem : DAC MTS

DAC Tile 0 DAC 2 PLL Master Error DAC 0

DAC Tile 1 DAC 2 PLL Error DAC 0

DAC Tile 2 Error

Clock Distribution

RF Data Converter Subsystem

ADC Tile 0 ADC 23 PLL Master Error ADC 01

ADC Tile 1 ADC 23 PLL Error ADC 01

ADC Tile 2 Error

RF Data Converter Evaluation User Interface (RFEvalTool v2020.2)

File Edit Settings Window Help

Overview ClockDistribution

Reference clock

Sampling clock

Distribute clock

Tile	Sample Clock (MHz)	PLL	Ref. Clock (MHz)	Output Divider (M)	Source Tile	Distribute Clock
DAC Tile 3	7864.320000	<input checked="" type="checkbox"/>	245.760	1	DAC Tile 0	None
DAC Tile 2	7864.320000	<input checked="" type="checkbox"/>	245.760	1	DAC Tile 0	None
DAC Tile 1	7864.320000	<input checked="" type="checkbox"/>	245.760	1	DAC Tile 0	None
DAC Tile 0	7864.320000	<input checked="" type="checkbox"/>	245.760	1	DAC Tile 0	Input Ref. Clock
ADC Tile 3	4423.680000	<input checked="" type="checkbox"/>	245.760	2	ADC Tile 2	None
ADC Tile 2	4423.680000	<input checked="" type="checkbox"/>	245.760	2	ADC Tile 2	Input Ref. Clock
ADC Tile 1	4423.680000	<input checked="" type="checkbox"/>	245.760	2	ADC Tile 2	None
ADC Tile 0	4423.680000	<input checked="" type="checkbox"/>	245.760	2	ADC Tile 2	None

Refresh Apply

Board: ZCU208 Package: G1517 Device: ZU48DR Protocol: Ethernet Design: 2020.2 Communication OK

RF Analyzer

RF Analyzer (RF Analyzer 2022.1)

File Edit Settings Window Help

Overview DAC Tile 0

DAC Tile 0

PLL 1474.560 MHz

DAC 0

Real 8x Bypass --- Disabled Enabled

VOUT_P VOUT_N VOP 19.99 mA

DAC 2

Real Off Bypass --- Disabled Disabled

VOUT_P VOUT_N VOP 0.000 mA

DAC 0 - DAC 0

Enable Interrupts Master Tile

RF Converter Settings

DataPath Full Nyquist DUC Decoder Mode SNR Optimized Current 19.993 mA Nyquist Zone Zone 2

Interpolation Settings

Interpolation 8x

Mixer Settings

Digital Input Real Type Bypass Mode I/Q to Real Frequency 0.000000 MHz Phase Init +0.0000 Offset 0 LSB Mixer Scale Auto

QMC Settings

Enable Gain Gain 0.00000 Inf dBV Enable Phase Phase Mismatch +0.0000 Offset 0 LSB

Inverse Sinc Settings

Mode Enabled


Power Management

PowerMode DisableIPControl

Crossbar Refresh Apply Generation

Device: ZU48DR Protocol: JTAG-UART Design: rfdc_com_v2022.1 Clear Auto 0 9

RF Analyzer



RF Analyzer

RF Analyzer (RF Analyzer 2022.1)

File Edit Settings Window Help

Overview ADC Tile 2

ADC Tile 2 - ADC 01

☒ Enable ☐ Interrupts

RF Converter Settings

Calibration Mode: Mode 2 Calibration Frozen? ☒ Attenuation: 0.0 dB ☐ Dither

Nyquist Zone: Zone 1 ☐ Freeze ☐ Disable Pin ☐ Disable Pin ☐ VCM

Signal Detection

Mode: Average Time constant: 2^8 cyc. Threshold: 0 LSB Th. On Trigg. Cnt: 200 cyc. Th. Off Trigg. Cnt: 200 cyc. Enable Hysteresis: ☒ Flush: ☐ Enable Integrator: ☒

Mixer Settings

Digital Output: Real Type: Bypass Mode: Real to I/Q Frequency: +0.000000 MHz Phase Init: +0.0000 Mixer Scale: Auto

Decimation Settings

Decimation: 8x

Power Management

PowerMode: ☒ DisableIPControl: ☐

QMC Settings

Enable Gain: ☐ Gain: 0.00000 Inf dBV Enable Phase: ☐ Phase Mismatch: +0.0000 Offset: 0 LSB

ADC Tile 2

PLL: 1474.560 MHz

ADC 23 Disabled

ADC 01 Enabled


Threshold Detect: Off Off QMC Gain/Phase: Disabled Crossbar: Mixer: Bypass Decimation: Off Off FIFO Data: Real

Threshold Detect: Off Off QMC Gain/Phase: Disabled Crossbar: Mixer: Bypass Decimation: 8x FIFO Data: Real

Device: ZU48DR Protocol: JTAG-UART Design: rfdc_com_v2022.1

Clear ☒ Auto ☐ 0 ☒ 9

RF Analyzer



Reference

ZCU208 Evaluation Board User Guide (UG1410)

RF Data Converter Interface User Guide (UG1309)

DDS Compiler v6.0 Product Guide (PG141)

Zynq UltraScale+ RFSoc RF Data Converter v2.5 Gen 1/2/3 Product Guide (PG269)



Thank You

