



Peripheral Component Interconnect Express(Pcie) with Xilinx DMA


Block Diagram




XDMA IP CORE




IP Port








Pcie ID辨識 依據Device修改





PCIE Address分配





PCIE 中斷設置 最高16bit

Basic	PCIe ID	PCIe: BARs	PCIe : MISC	PCIe: DMA							
User	Interrupts										
N	umber of User	Interrupts Reques	t (1-16) 16	~							
Lega	cy Interrupt S	ettinas									
	egacy Interrup		~		-						
MSI Capabilities											
	Enable MSI	Capability Structur	е								
N	lultiple Messaç	ge Capability	1 vector	v							
MSI-X	MSI-X Capabilities										
	Enable MSI	-X Capability Struct	ure								
Misce	llaneous										
Extended Tag Field											
	Configuration Extended Interface										
	Add the PCle XVC-VSEC to the Example Design										
	Configuration	on Management Inte	erface	esign							
Link Status Register											
	Selects whether the device reference clock is provided by the connector (Synchronous) or generated via an onboard PLL(Asynchronous)										
	Enable Slot	Clock Configuratio	n								




DMA設置主要修改通道數量以GEN3來說最高兩讀兩寫

Basic	PCIe ID	PCIe : BARs	PCIe : MISC	PCIe : DMA	
Number	of DMA Rea	d Channel (H2C)		1	~
Number	of DMA Write	e Channel (C2H)		1	~
Number	of Request I	Ds for Read chanr	nel (2,4,8,16,32,6	4) 32	8
Number	of Request I	Ds for Write chanr	nel (2,4,8,16,32)	16	8
Descrip	tor Bypass fo	r Read (H2C)		0000	~
Descrip	tor Bypass fo	r Write (C2H)		0000	~
AXI ID V	Vidth			4	~
☐ DM	A Status Port	s			



Bram_ctrl


接收xdma的axi data並轉給bram






Bram inst

FPGA的bram例化






Block Design





Address assign





除了bd以外還需添加io & clock buffer,所以另外編寫一個頂層文件



使用xilinx提供的原語

```
// Ref clock input buffer
IBUFDS_GTE2 refclk_ibuf (
                        1'b0
    .CEB
                                              ),
                        i_pcie_refclkp
    .I
                         i_pcie_refclkn
    .IB
                         pcie_refclk
    .0
    .ODIV2
);
  Reset input buffer
       sys_reset_n_ibuf (
IBUF
                        <code>i_pcie_rstn</code>
                                              ),
    .I
                         pcie_rstn
    .0
```

Block design inst

```
// block design
xdma_bram_wrapper xdma_bram_wrapper_i (
                    ( i_pcie_rxn
    .pcie_mgt_0_rxn
    .pcie_mgt_0_rxp
                    ( i_pcie_rxp
    .pcie_mgt_0_txn
                     ( o_pcie_txn
    .pcie_mgt_0_txp
                      ( o_pcie_txp
                      ( pcie_refclk
    .sys_clk_0
                      ( pcie_rstn
    .sys_rst_n_0
                                           ),
    .user_lnk_up_0
                      (o_led0)
);
```

endmodule

Constraints

```
set_property -dict { PACKAGE_PIN AR22 IOSTANDARD LVCMOS15 } [get_ports { o_led0 }];
#set property -dict { PACKAGE PIN AR23 IOSTANDARD LVCMOS15 } [get ports { o led1 }];
set property -dict { PACKAGE PIN AY35 IOSTANDARD LVCMOS18 PULLUP true } [get ports i pcie rstn]
set property PACKAGE PIN AB8 [get ports { i pcie refclkp }];
create clock -name sys clk -period 10 [get ports i pcie refclkp]
set property PACKAGE PIN W2
                           [get_ports { o_pcie_txp[0] }];
#set_property PACKAGE_PIN AA2 [get_ports { o_pcie_txp[1] }];
#set_property PACKAGE_PIN AE2 [get_ports { o_pcie_txp[3] }];
#set property PACKAGE PIN AG2 [get ports { o pcie txp[4] }];
#set_property PACKAGE_PIN AH4 [get_ports { o_pcie_txp[5] }];
#set property PACKAGE PIN AJ2
                            [get ports { o pcie txp[6] }];
set_property PACKAGE_PIN Y4
                           [get ports { i_pcie_rxp[0] }];
#set_property PACKAGE_PIN AA6 [get_ports { i_pcie_rxp[1] }];
#set property PACKAGE PIN AB4 [get ports { i pcie rxp[2] }];
#set_property PACKAGE_PIN AC6
                            [get_ports { i_pcie_rxp[3] }];
#set_property PACKAGE_PIN AD4 [get_ports { i_pcie_rxp[4] }];
#set_property PACKAGE_PIN AE6 [get_ports { i_pcie_rxp[5] }];
#set_property PACKAGE_PIN AF4
                            [get_ports { i_pcie_rxp[6] }];
#set property PACKAGE PIN AG6 [get ports { i pcie rxp[7] }];
```



Host PC Driver

上電燒錄後,須確保FPGA不斷電的情況下重啟Ubuntu主機

重啟後先尋找是否有辨識到Xilinx PCie Device

```
$ lspci
... # Other PCI Device
01:00.0 Memory controller: Xilinx Corporation Device 7021 # Xilinx PCIe-XDMA Device
... # Other PCI Device
```

下載Xilinx提供的dma driver

https://github.com/Xilinx/dma_ip_drivers

cd至以下目錄中,並編譯xdma driver

```
$ cd xdma
$ sudo make install
$ cd tools
$ sudo mak
```

Load Kernal Driver

./run_test.sh

```
$ sudo modprobe xdma
使用xilinx提供的測試app來讀寫
$ ./load_driver.sh
```

#