


High Definition Multimedia Interface (HDMI)


HDMI Overview


HDMI透過4條TMDS差動信號線傳輸影音及時序,其餘信號為高級控制(非必須),此次lab不會用到。




HDMI Overview

HDMI傳輸時需要透過Encode將一般的影音資料轉成TMDS編碼(8 bit to 10 bit), 再將Parallel資料轉成Serial資料傳輸。






Encode模塊將Pixel,H.V_SYNC及音訊等額外數據編碼成10bit的TMDS編碼




OSERDESE2為XILINX專門的串並轉換器,透過級聯可以一次輸出10bit的Serial資料(詳情可參考U.G 471)



OBUFDS為XILINX的差分輸出緩衝器,可將FPGA內部信號轉成TMDS等差分信號(詳情參考U.G 471)

OBUFDS

Primitive: Differential Signaling Output Buffer



PLL IP Setting

PLL IP Setting

oard	Clocking Op	tions Outp	ut Clocks	Port Renaming	MMCM Settings	Summary		
lock N	/onitor							
	Enable Clock N	/onitoring						
	Enable Glock	violitioning						
rimitiv	ve							
•	ммсм О Р	LL						
lockir	ng Features			.litter Or	otimization			
	Frequency Syr	othosis Mi	nimize Powe					
					Balanced			
✓	Phase Alignme	ent ∐ Sp	read Spectru	ım O	Minimize Output Jitte	er		
	Dynamic Reco	nfig Dy	namic Phase	Shift O	Maximize Input Jitter	filtering		
	Safe Clock Sta	irtup						
ynam ption	ic Reconfig In	terface						
	AXI4Lite C		Phase	Duty Cycle Config	Write DRP regist	ers		
put C	lock Informati	on						
	Input Clock	Port Name	Input Freq	uency(MHz)	Jit	ter Options	Input Jitter	Source
	Primary	clk_in1	200.000	10.00	00 - 933.000 U	-	0.010	Differential clock cap



PLL IP Setting

PLL IP Setting

ie priase is calc	ulated relative t	o the active input Output Freq (M		`	Phase (degrees)		Duty Cycle (%	I	
utput Clock	Port Name	Requested Actual		Requested	Actual	Requested	Actual	Driv	
clk_out1	clk_out1 🛞	148.5000	8	148.50000	0.000	0.000	50.000	50.0	BU
clk_out2	clk_out2 🛞	742.5000	8	742.50000	0.000	0.000	50.000	50.0	BU
clk_out3	clk_out3	100.000		N/A	0.000	N/A	50.000	N/A	BU
clk_out4	clk_out4	100.000		N/A	0.000	N/A	50.000	N/A	BU
clk_out5	clk_out5	100.000		N/A	0.000	N/A	50.000	N/A	BU
_									
	clk_out6	100.000		N/A	0.000	N/A	50.000	N/A	BL
clk_out6	clk_out7 ut2 output frequ	100.000 lencies are out of		N/A	0.000	N/A	50.000	N/A N/A	
clk_out6 clk_out7 RNING : clk_o	clk_out7 ut2 output frequ	100.000		N/A e for the correspo cking Feedback Source	0.000 nding buffers. Timing vi	N/A plations may be	50.000 present.		
clk_out6 clk_out7 RNING: clk_o USE CLOCK	clk_out7 ut2 output frequencing sequencing	100.000		e for the corresponding Feedback Source Automat	0.000 Inding buffers. Timing visitic Control On-Chip	N/A Signaling Singl	50.000 present. e-ended		
clk_out6 clk_out7 ARNING: clk_o USE CLOCK Output Cloc clk_out1	clk_out7 ut2 output frequences SEQUENCING	100.000		e for the correspo cking Feedback Source Automat	0.000 Inding buffers. Timing visitic Control On-Chip tic Control Off-Chip	N/A Signaling Singl	50.000 present.		
CIK_out6 CIK_out7 CIK_out7 CIK_out7 CIK_out9 CIK_out1 CIK_out1	clk_out7 ut2 output frequences sequencing t Sequences 1	100.000		e for the corresponding Feedback Source Automatic Automatic User-Co	0.000 Inding buffers. Timing visitic Control On-Chip buffer Control Off-Chip controlled On-Chip	N/A Signaling Singl	50.000 present. e-ended		
Output Cloc clk_out2 clk_out3	clk_out7 ut2 output frequence SEQUENCING tk Sequence 1 1 1	100.000		e for the corresponding Feedback Source Automatic Automatic User-Co	0.000 Inding buffers. Timing visitic Control On-Chip tic Control Off-Chip	N/A Signaling Singl	50.000 present. e-ended		В
CIK_out6 CIK_out7 CIK_out7 CIK_out7 CIK_out9 CIK_out1 CIK_out1 CIK_out2 CIK_out4	clk_out7 ut2 output frequences SEQUENCING 1 1 1	100.000		e for the corresponding Feedback Source Automatic Automatic User-Co	0.000 Inding buffers. Timing visitic Control On-Chip buffer Control Off-Chip controlled On-Chip	N/A Signaling Singl	50.000 present. e-ended		



Port define

```
`timescale 1ns / 1ps
module hdmi trans top(
                    clk_in1_p
   input wire
   input wire
                    clk_in1_n
   input wire
                    rst n
   output wire
                   hdmi_oen
   output wire
                    hdmi_tx_clk_n
                    hdmi_tx_clk_p
   output wire
                    hdmi_tx_chn_r_n
   output wire
   output wire
                    hdmi_tx_chn_r_p
                    hdmi_tx_chn_g_n
   output wire
   output wire
                    hdmi_tx_chn_g_p
                    hdmi_tx_chn_b_n
   output wire
   output wire
                    hdmi_tx_chn_b_p
```



wire define

```
CNT_MAX = 1000
parameter
wire
             locked
wire
             rst
wire
             clk1x
wire
             clk5x
      [7:0]
wire
             rgb_r
wire
      [7:0]
             rgb_g
wire
      [7:0]
             rgb_b
wire
             vpg_de
wire
             vpg_hs
wire
             vpg_vs
             hdmi_oen_r
reg
      [10:0] cnt
reg
assign rst = ~locked
assign hemi_oen = hdmi_oen_r
```



Counter & hdmi_enable

```
always@(posedge clk1x)begin
    if(rst)
        cnt <= 'd0;
    else if(cnt < CNT_MAX)
        cnt <= cnt + 1'b1;
    else
        cnt <= cnt;
end

always@(posedge clk1x)begin
    if(rst)
        hdmi_oen_r <= 1'b0;
    else if(cnt <= CNT_MAX)
        hdmi_oen_r <= 1'b1;
end</pre>
```



Pll inst & Video_Pattern inst

```
clk_wiz_0 inst_clock
   // Clock out ports
    .clk out1(clk1x),
                         // output clk out1
    .clk_out2(clk5x),
                      // output clk_out2
   // Status and control signals
    .resetn(rst_n), // input reset
    .locked(locked),
                          // output locked
   // Clock in ports
    .clk_in1_p(clk_in1_p),
                             // input clk_in1_p
    .clk in1 n(clk in1 n)
                            // input clk_in1_n
vga_shift inst_vga_shift
     .rst(rst),
     .vpg_pclk(clk1x),
     .vpg_de(vpg_de),
     .vpg_hs(vpg_hs),
     .vpg_vs(vpg_vs),
     .rgb_r(rgb_r),
     .rgb_g(rgb_g),
     .rgb_b(rgb_b)
```



HDMI_trans inst

```
hdmi_trans inst_hdmi_trans
     .clk1x(clk1x),
     .c1k5x(c1k5x),
     .rst(rst),
     .image_r(rgb_r),
     .image_g(rgb_g),
     .image_b(rgb_b),
     .vsync(vpg_vs),
     .hsync(vpg hs),
     .de(vpg_de),
     .hdmi tx clk n(hdmi tx clk n),
     .hdmi_tx_clk_p(hdmi_tx_clk_p),
     .hdmi_tx_chn_r_n(hdmi_tx_chn_r_n),
     .hdmi_tx_chn_r_p(hdmi_tx_chn_r_p),
     .hdmi_tx_chn_g_n(hdmi_tx_chn_g_n),
     .hdmi tx chn g p(hdmi tx chn g p),
     .hdmi_tx_chn_b_n(hdmi_tx_chn_b_n),
     .hdmi_tx_chn_b_p(hdmi_tx_chn_b_p)
endmodule
```



Port degine & parameter

```
`timescale 1ns / 1ps
module vga_shift(
input wire
                    rst
input wire
                    vpg_pclk
output reg
                    vpg_de
output reg
                    vpg_hs
output reg
                    vpg_vs
output wire [7:0]
                    rgb_r
output wire [7:0]
                    rgb_g
output wire [7:0]
                    rgb_b
    );
```

```
H TOTAL = 2200 - 1
parameter
            H SYNC = 44 - 1
parameter
           H START = 190 - 1
parameter
           H END = 2110 - 1
parameter
           V TOTAL = 1125 - 1
parameter
           V SYNC = 5 - 1
parameter
            V START = 41 - 1
parameter
            V END = 1121 - 1
parameter
parameter
            SQUARE X = 500
            SQUARE Y = 500
parameter
            SCREEN X = 1920
parameter
            SCREEN Y = 1080
parameter
```

Input Parameters Predefined Mode 1080p / 60 Horizontal Pixels 1920 Ok Ok Vertical Pixels 1080 Refresh Rate (Hz) Ok Margins No 🗸 Interlaced No 🗸 Bits per Component 8 V

RGB 4:4:4 V

No 🗸

Timings

Color Format

Video Optimized

	CVT	CVT-RB	CVT-RBv2	CEA-861	DMT
Aspect Ratio	16:9	16:9	16:9	16:9	16:9
Pixel Clock	173	138.5	133.32	148.5	148.5
H Total	2576	2080	2000	2200	2200
H Active	1920	1920	1920	1920	1920
H Blank	656	160	80	280	280
H Front Porch	128	48	8	88	88
H Sync	200	32	32	44	44
H Back Porch	328	80	40	148	148
H Sync Polarity	-	+	+	+	+
H Freq	67.158	66.587	66.66	67.5	67.5
H Period	14.89	15.018	15.002	14.815	14.815
V Total	1120	1111	1111	1125	1125
V Active	1080	1080	1080	1080	1080
V Blank	40	31	31	45	45
V Blank Duration	596	466	465	667	667
V Front Porch	3	3	17	4	4
V Sync	5	5	8	5	5
V Back Porch	32	23	6	36	36
V Sync Polarity	+	-	-	+	+
V Freq	59.963	59.934	60	60	60
V Period	16.677	16.685	16.667	16.667	16.667
Peak BW	4152	3324	3200	3564	3564
Line BW	3095	3068	3072	3110	3110
Active BW	2984	2983	2986	2986	2986



Reg define

```
reg [12:0] cnt_h ;
reg [12:0] cnt_v ;
reg [11:0] x ;
reg         flag_x ;
reg [11:0] y ;
reg         flag_y ;
reg [23:0] rgb ;

assign {rgb_r , rgb_g , rgb_b } = rgb ;
```

Counter

```
always@(posedge vpg_pclk)begin
   if(rst)
        cnt_h <= 'd0;
    else if(cnt_h == H_TOTAL)
        cnt h <= 'd0;
    else
        cnt_h <= cnt_h + 1'b1;</pre>
end
always@(posedge vpg_pclk)begin
   if(rst)
        cnt_v <= 'd0;
    else if(cnt_v == V_TOTAL && cnt_h == H_TOTAL)
        cnt_v <= 'd0;
    else if(cnt_h == H_TOTAL)
        cnt_v <= cnt_v + 1'b1;
end
```



```
H_sync & V_sync
always@(posedge vpg_pclk)begin
    if(rst)
         vpg_hs <= 1'b1;</pre>
    else if(cnt_h == H_TOTAL)
         vpg_hs <= 1'b1;</pre>
    else if(cnt_h == H_TOTAL)
         vpg_hs <= 1'b0;</pre>
end
always@(posedge vpg_pclk)begin
    if(rst)
        vpg_vs <= 1'b1;</pre>
    else if(cnt_v == V_TOTAL && cnt_h == H_TOTAL)
         vpg_vs <= 1'b1;</pre>
    else if(cnt_v == V_SYNC && cnt_h == H_TOTAL)
         vpg_vs <= 1'b0;</pre>
end
```

Vpg_enable

```
always@(posedge vpg_pclk)begin
    if(rst)
        vpg_de <= 1'b1;
    else if((cnt_h >= H_START) && (cnt_h < H_END) && (cnt_v >= V_START) &&
    (cnt_v < V_END))
        vpg_de <= 1'b1;
    else
        vpg_de <= 1'b0;
end</pre>
```



Video output x_axis

```
always@(posedge vpg_pclk)begin
   if(rst)
       x <= 'd0;
   else if(flag x == 1'b0 && cnt_v == V_TOTAL && cnt_h == H_TOTAL)
        x <= x + 1'b1;
   else if(flag x == 1'b1 && cnt v == V TOTAL && cnt h == H TOTAL)
       x <= x - 1'b1;
end
always@(posedge vpg_pclk)begin
   if(rst)
       flag_x <= 1'b0;
   else if(flag x == 1'b0 && cnt_v == V_TOTAL && cnt_h == H_TOTAL && x
==(H_END - H_START - SQUARE_X - 1'b1))
       flag x <= 1'b1;
   else if(flag x == 1'b1 && cnt v == V TOTAL && cnt h == H TOTAL)
       flag x <= 1'b0;
end
```

Video output y_axis

```
always@(posedge vpg pclk)begin
   if(rst)
        y <= 'd0;
   else if(flag y == 1'b0 && cnt_v == V_TOTAL && cnt_h == H_TOTAL)
        y <= y + 1'b1;
   else if(flag y == 1'b1 && cnt_v == V_TOTAL && cnt_h == H_TOTAL)
       y \le y - 1'b1;
end
always@(posedge vpg pclk)begin
   if(rst)
       flag y <= 1'b0;
   else if(flag y == 1'b0 && cnt_v == V_TOTAL && cnt_h == H_TOTAL && y
==(V_END - V_START - SQUARE_Y - 1'b1))
        flag y <= 1'b1;
   else if(flag y == 1'b1 && cnt v == V TOTAL && cnt h == H TOTAL && y
=='d1)
       flag y <= 1'b0;
end
```

Vga_shift^b

Video output pattern

```
always@(posedge vpg_pclk)begin
    if(rst)
        rgb <= 'd0;
    else if(cnt_h >= H_START+x && cnt_h <= H_START+SQUARE_X+x && cnt_v >= V_START+y && cnt_v <= V_START+SQUARE_Y+y)
        rgb <= 24'hFFB6C1;
    else if(cnt_h >= H_START && cnt_h < H_END && cnt_v >= V_START && cnt_v <= V_END && cnt_h[4:0] >= 'd20)
        rgb <= 24'h00FF00;
    else if(cnt_h>=H_START && cnt_h<H_END && cnt_v>=V_START && cnt_v<=V_END && (cnt_h[4:0]>='d10 && cnt_h[2:0]<'d20))
        rgb <= 24'h0000FF;
    else if(cnt_h >= H_START && cnt_h < H_END && cnt_v >= V_START && cnt_v <= V_END && cnt_h[4:0] < 'd10)
        rgb <= 24'hFF0000;
    else
        rgb <= 'd0;
end
endmodule</pre>
```

Port define

```
`timescale 1ns / 1ps
module hdmi_trans(
   input
                clk1x,
    input
                clk5x,
    input
                rst,
   input [7:0] image_r,
    input [7:0] image_g,
    input [7:0] image_b,
   input
                vsync,
    input
                hsync,
    input
                de,
                hdmi_tx_clk_n,
    output
                hdmi_tx_clk_p,
    output
                hdmi_tx_chn_r_n,
    output
                hdmi_tx_chn_r_p,
    output
                hdmi_tx_chn_g_n,
    output
                hdmi_tx_chn_g_p,
    output
                hdmi_tx_chn_b_n,
    output
    output
                hdmi_tx_chn_b_p
    );
wire
        [9:0]
                encode_chn_r;
wire
        [9:0]
                encode_chn_g;
                encode_chn_b;
wire
        [9:0]
```

Encode inst

```
encode inst_encode_chn_r(
   .clkin(clk1x),
   .rstin(rst),
   .din(image_r),
   .c0(1'b0),
   .c1(1'b0),
   .de(de),
   .dout(encode_chn_r));
encode inst_encode_chn_g(
   .clkin(clk1x),
   .rstin(rst),
   .din(image_g),
   .c0(1'b0),
   .c1(1'b0),
   .de(de),
   .dout(encode_chn_g));
encode inst encode chn b(
   .clkin(clk1x),
   .rstin(rst),
   .din(image_b),
   .c0(1'b0),
   .c1(1'b0),
   .de(de),
   .dout(encode_chn_b));
```



);

.dout_n(hdmi_tx_clk_n)

P_to_S inst

```
parallel to serial inst_parallel_to_serial_chn_r(
       .clk1x(clk1x),
       .c1k5x(c1k5x),
       .rst(rst),
       .din(encode_chn_r),
       .dout_p(hdmi_tx_chn_r_p),
       .dout_n(hdmi_tx_chn_r_n));
   parallel_to_serial inst_parallel_to_serial_chn_g(
       .clk1x(clk1x),
       .clk5x(clk5x),
       .rst(rst),
       .din(encode chn g),
       .dout_p(hdmi_tx_chn_g_p),
       .dout n(hdmi tx chn g n));
   parallel_to_serial inst_parallel_to_serial_chn_b(
       .clk1x(clk1x),
       .c1k5x(c1k5x),
       .rst(rst),
       .din(encode chn b),
       .dout p(hdmi_tx_chn_b_p),
       .dout n(hdmi tx chn b n));
```

P_to_S inst

```
parallel to serial inst_parallel_to_serial_chn_r(
       .clk1x(clk1x),
       .c1k5x(c1k5x),
       .rst(rst),
       .din(encode_chn_r),
       .dout_p(hdmi_tx_chn_r_p),
       .dout_n(hdmi_tx_chn_r_n));
   parallel_to_serial inst_parallel_to_serial_chn_g(
       .clk1x(clk1x),
       .clk5x(clk5x),
       .rst(rst),
       .din(encode chn g),
       .dout_p(hdmi_tx_chn_g_p),
       .dout n(hdmi tx chn g n));
   parallel_to_serial inst_parallel_to_serial_chn_b(
       .clk1x(clk1x),
       .c1k5x(c1k5x),
       .rst(rst),
       .din(encode chn b),
       .dout p(hdmi_tx_chn_b_p),
       .dout n(hdmi tx chn b n));
```

```
`timescale 1ns / 1ps
module encode(
                         clkin,
    input
    input
                         rstin,
    input
               [7:0]
                         din,
   input
                         c0,
   input
                         c1,
    input
                         de,
    output reg [9:0]
                         dout
    );
reg [3:0]
           n1d;
            din_q;
reg [7:0]
always @ (posedge clkin) begin
    n1d \leftarrow din[0] + din[1] + din[2] + din[3] + din[4] + din[5] + din[6] + din[7];
    din_q <= din;</pre>
  end
```

```
// Stage 2: 9 bit -> 10 bit
// Refer to DVI 1.0 Specification, page 29, Figure 3-5
reg [3:0] n1q m, n0q m; // number of 1s and 0s for q m
always @ (posedge clkin) begin
 n1q m <= q m[0] + q m[1] + q m[2] + q m[3] + q m[4] + q m[5] + q m[6] + q m[7];
 n0q_m <= 4'h8 - (q_m[0] + q_m[1] + q_m[2] + q_m[3] + q_m[4] + q_m[5] + q_m[6] + q_m[7]);
end
parameter CTRLTOKEN0 = 10'b1101010100;
parameter CTRLTOKEN1 = 10'b0010101011;
parameter CTRLTOKEN2 = 10'b0101010100;
parameter CTRLTOKEN3 = 10'b1010101011;
reg [4:0] cnt; //disparity counter, MSB is the sign bit
wire decision2, decision3;
assign decision2 = (cnt == 5'h0) \mid (n1q m == n0q m);
// [(cnt > 0) and (N1q m > N0q m)] or [(cnt < 0) and (N0q m > N1q m)]
assign decision3 = (\sim cnt[4] \& (n1q m > n0q m)) | (cnt[4] \& (n0q m > n1q m));
```

```
// pipe line alignment
         de_q, de_reg;
reg
    c0_q, c1_q;
reg
reg
        c0_reg, c1_reg;
reg [8:0] q_m_reg;
always @ (posedge clkin) begin
  de_q
         <= de;
  de_reg <= de_q;</pre>
  c0_q
         <= c0;
  c0_reg <= c0_q;
  c1_q
       <= c1;
  c1_reg <= c1_q;
  q_m_reg <= q_m;</pre>
end
```

```
// 10-bit out
 // disparity counter
 always @ (posedge clkin or posedge rstin) begin
   if(rstin) begin
     dout <= 10'h0;
     cnt <= 5'h0;
   end else begin
     if (de reg) begin
       if(decision2) begin
         dout[9] <= ~q_m_reg[8];</pre>
         dout[8] <= q m reg[8];
         dout[7:0] \leftarrow (q_m_reg[8]) ? q_m_reg[7:0] : \sim q_m_reg[7:0];
         cnt <= (\sim q_m = 0] ? (cnt + n0q_m - n1q_m) : (cnt + n1q_m - n0q_m);
       end else begin
         if(decision3) begin
          dout[9] <= 1'b1;</pre>
          dout[8] <= q_m_reg[8];</pre>
           dout[7:0] <= ~q_m_reg[7:0];</pre>
           cnt <= cnt + \{q_m_{reg}[8], 1'b0\} + (n0q_m - n1q_m);
         end else begin
```

```
<= 1'b0;
dout[9]
            dout[8]
                       <= q_m_reg[8];
             dout[7:0] <= q_m_reg[7:0];</pre>
             cnt <= cnt - {~q_m_reg[8], 1'b0} + (n1q_m - n0q_m);</pre>
          end
        end
      end else begin
        case ({c1_reg, c0_reg})
          2'b00:
                    dout <= CTRLTOKEN0;</pre>
          2'b01: dout <= CTRLTOKEN1;</pre>
          2'b10: dout <= CTRLTOKEN2;
          default: dout <= CTRLTOKEN3;</pre>
        endcase
        cnt <=#1 5'h0;
      end
    end
  end
endmodule
```



Parallel_to_serial


Port define

```
`timescale 1ns / 1ps
module parallel_to_serial(
                           clk1x,
 input
           wire
 input
          wire
                           clk5x,
 input
          wire
                           rst,
 input
          wire
                   [9:0]
                           din,
          wire
 output
                           dout_p,
           wire
 output
                           dout_n
 //wire define
 wire
             dout;
 wire
             shift_in1;
             shift_in2;
 wire
```

Parallel_to_serial

OBUFDS inst

```
OBUFDS #(
   .IOSTANDARD("DEFAULT"),
   .SLEW("SLOW"))
OBUFDS_inst(
   .O(dout_p),
   .OB(dout_n),
   .I(dout)
);
```



Parallel to serial

OSERDESE2_Master inst

```
OSERDESE2 #(
    .DATA RATE OQ
                     ("DDR"),
    .DATA RATE TO
                     ("SDR"),
    .DATA WIDTH
                     (10),
                     (1'b0),
    .INIT OO
    .INIT TO
                     (1'b0),
                     ("MASTER"),
    .SERDES MODE
    .SRVAL OQ
                     (1'b0),
                     (1'b0),
    .SRVAL TQ
                     ("FALSE"),
    .TBYTE CTL
                     ("FALSE"),
    .TBYTE SRC
    .TRISTATE WIDTH (1)
OSERDESE2 inst Master (
    .OFB
    .00
                 (dout),
    .SHIFTOUT1
    .SHIFTOUT2
    .TBYTEOUT
    .TFB
    .TQ
                 (c1k5x),
    .CLK
    .CLKDIV
                 (clk1x),
```

```
Templates
                                                                   Preview
                                                                     13
                                                                                            Kintex-7
                                                                            // Xilinx HDL Language Template, version 2023.2
                                                                     15
Search: Q- oserd
                                      (14 matches)
                                                                     16
                                                                            OSERDESE2 #(
                                                                     17

∨ □ SERDES

                                                                                .DATA RATE OQ ("DDR"),
                                                                                                         // DDR, SDR
                                                                     18
                                                                                .DATA RATE TQ ("DDR"),
                                                                                                         // DDR, BUF, SDR

    □ Output SERial/DESerializer (OSERDESE3)

                                                                     19
                                                                                .DATA WIDTH(4),
                                                                                                          // Parallel data width (2-8,10,14)
       ∨ □ Kintex-7
                                                                     20
                                                                                .INIT OQ(1'b0),
                                                                                                          // Initial value of OQ output (1'b0,1'b1)
                                                                     21
                                                                                .INIT TQ(1'b0),
                                                                                                          // Initial value of TQ output (1'b0,1'b1)

∨ □ I/O Components

                                                                     22
                                                                                .SERDES MODE ("MASTER"), // MASTER, SLAVE

√ □ I/O SERDES

                                                                     23
                                                                                .SRVAL OQ(1'b0),
                                                                                                         // 00 output value when SR is used (1'b0,1'b1
                   Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     24
                                                                                .SRVAL TQ(1'b0),
                                                                                                         // TO output value when SR is used (1'b0,1'b1
                                                                     25
                                                                                .TBYTE CTL ("FALSE"),
                                                                                                         // Enable tristate byte operation (FALSE, TRU

∨ □ Virtex UltraScale

                                                                     26
                                                                                .TBYTE SRC ("FALSE"),
                                                                                                          // Tristate byte source (FALSE, TRUE)

√ □ I/O

                                                                     27
                                                                                .TRISTATE WIDTH(4)
                                                                                                          // 3-state converter width (1,4)
                                                                     28

∨ □ SERDES

                                                                     29
                                                                            OSERDESE2 inst (
                  Output SERial/DESerializer (OSERDESE3)
                                                                     30
                                                                                .OFB (OFB) ,
                                                                                                        // 1-bit output: Feedback path for data

∨ □ Virtex UltraScale+

                                                                     31
                                                                                .00(00),
                                                                                                         // 1-bit output: Data path output
                                                                     32
                                                                               // SHIFTOUT1 / SHIFTOUT2: 1-bit (each) output: Data output expansion

√ □ I/O

                                                                     33
                                                                                .SHIFTOUT1 (SHIFTOUT1),

∨ □ SERDES

                                                                     34
                                                                                .SHIFTOUT2 (SHIFTOUT2),
                   Output SERial/DESerializer (OSERDESE3)
                                                                     35
                                                                                .TBYTEOUT (TBYTEOUT),
                                                                                                        // 1-bit output: Byte group tristate
                                                                     36 !
                                                                                .TFB (TFB),
                                                                                                         // 1-bit output: 3-state control

∨ □ Virtex-7

                                                                     37
                                                                                .TO(TO),
                                                                                                        // 1-bit output: 3-state control

∨ □ I/O Components

                                                                     38
                                                                                .CLK(CLK).
                                                                                                        // 1-bit input: High speed clock

√ □ I/O SERDES

                                                                     39
                                                                                .CLKDIV (CLKDIV),
                                                                                                         // 1-bit input: Divided clock
                                                                     40
                                                                               // D1 - D8: 1-bit (each) input: Parallel data inputs (1-bit each)
                  Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     41
                                                                               .D1(D1),

∨ □ VHDL

                                                                     42
                                                                               .D2(D2),

∨ □ Device Primitive Instantiation

                                                                     43
                                                                                .D3(D3),
                                                                                .D4(D4),

∨ □ Artix-7
```



Parallel to serial

OSERDESE2_Master inst

```
(din[0]),
.D1
.D2
             (din[1]),
.D3
             (din[2]),
.D4
             (din[3]),
.D5
             (din[4]),
             (din[5]),
, D6
             (din[6]),
.D7
.D8
             (din[7]),
             (1'b1),
.OCE
.RST
             (rst),
.SHIFTIN1
             (shift in1),
.SHIFTIN2
             (shift in2),
             (1'b0),
.T1
.T2
             (1'b0),
.T3
             (1'b0),
.T4
             (1'b0),
             (1'b0),
.TBYTEIN
             (1'b0)
.TCE
```

```
Templates
                                                                   Preview
                                                                     13
                                                                                           Kintex-7
                                                                            // Xilinx HDL Language Template, version 2023.2
                                                                     15
Search: Q- oserd
                                      (14 matches)
                                                                     16
                                                                            OSERDESE2 #(
                                                                     17

∨ □ SERDES

                                                                               .DATA RATE OQ ("DDR"),
                                                                                                         // DDR, SDR
                                                                     18
                                                                               .DATA RATE TQ ("DDR"),
                                                                                                         // DDR, BUF, SDR
                  Output SERial/DESerializer (OSERDESE3)
                                                                     19
                                                                               .DATA WIDTH(4),
                                                                                                         // Parallel data width (2-8,10,14)
       ∨ □ Kintex-7
                                                                     20
                                                                               .INIT OQ(1'b0),
                                                                                                         // Initial value of OQ output (1'b0,1'b1)
                                                                     21
                                                                               .INIT TQ(1'b0),
                                                                                                         // Initial value of TQ output (1'b0,1'b1)

∨ □ I/O Components

                                                                     22
                                                                               .SERDES MODE ("MASTER"), // MASTER, SLAVE

√ □ I/O SERDES

                                                                     23 :
                                                                               .SRVAL OQ(1'b0),
                                                                                                         // 00 output value when SR is used (1'b0,1'b1
                   Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     24
                                                                               .SRVAL TQ(1'b0),
                                                                                                         // TO output value when SR is used (1'b0,1'b1
                                                                     25
                                                                                                         // Enable tristate byte operation (FALSE, TRU
                                                                               .TBYTE CTL ("FALSE"),

∨ □ Virtex UltraScale

                                                                     26 :
                                                                               .TBYTE SRC ("FALSE"),
                                                                                                         // Tristate byte source (FALSE, TRUE)

√ □ I/O

                                                                     27
                                                                               .TRISTATE WIDTH(4)
                                                                                                         // 3-state converter width (1,4)

∨ □ SERDES

                                                                     28
                                                                     29
                                                                            OSERDESE2 inst (
                  Output SERial/DESerializer (OSERDESE3)
                                                                     30
                                                                               .OFB (OFB) ,
                                                                                                        // 1-bit output: Feedback path for data

∨ □ Virtex UltraScale+

                                                                     31
                                                                               .00(00),
                                                                                                        // 1-bit output: Data path output
                                                                     32
                                                                               // SHIFTOUT1 / SHIFTOUT2: 1-bit (each) output: Data output expansion

√ □ I/O

                                                                     33
                                                                               .SHIFTOUT1 (SHIFTOUT1),

∨ □ SERDES

                                                                     34 :
                                                                               .SHIFTOUT2 (SHIFTOUT2),
                   Output SERial/DESerializer (OSERDESE3)
                                                                     35 ¦
                                                                               .TBYTEOUT (TBYTEOUT),
                                                                                                       // 1-bit output: Byte group tristate
                                                                     36 !
                                                                               .TFB (TFB),
                                                                                                        // 1-bit output: 3-state control

∨ □ Virtex-7

                                                                     37
                                                                               .TQ(TQ),
                                                                                                        // 1-bit output: 3-state control

∨ □ I/O Components

                                                                     38
                                                                               .CLK(CLK).
                                                                                                        // 1-bit input: High speed clock

√ □ I/O SERDES

                                                                     39
                                                                               .CLKDIV(CLKDIV).
                                                                                                        // 1-bit input: Divided clock
                                                                     40
                                                                               // D1 - D8: 1-bit (each) input: Parallel data inputs (1-bit each)
                  Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     41
                                                                               .D1(D1),

∨ □ VHDL

                                                                     42
                                                                               .D2(D2),

∨ □ Device Primitive Instantiation

                                                                     43
                                                                               .D3(D3),
                                                                               .D4(D4),

∨ □ Artix-7
```

Parallel_to_serial

OSERDESE2_Slave inst

```
OSERDESE2 #(
    .DATA RATE OQ
                     ("DDR"),
    .DATA RATE TO
                     ("SDR"),
    .DATA WIDTH
                     (10),
                     (1'b0),
    .INIT OO
    .INIT TO
                     (1'b0),
                     ("SLAVE"),
    .SERDES MODE
    .SRVAL OQ
                     (1'b0),
                     (1'b0),
    .SRVAL TQ
                     ("FALSE"),
    .TBYTE CTL
    .TBYTE SRC
                     ("FALSE"),
    .TRISTATE WIDTH (1)
  OSERDESE2 inst slave (
    .OFB
    .00
                 (shift in1),
    .SHIFTOUT1
    .SHIFTOUT2
                 (shift in2),
    .TBYTEOUT
    .TFB
    .TQ
                 (c1k5x),
    .CLK
                 (clk1x),
    .CLKDIV
```

```
Templates
                                                                   Preview
                                                                     13
                                                                                            Kintex-7
                                                                            // Xilinx HDL Language Template, version 2023.2
                                                                     15
Search: Q- oserd
                                      (14 matches)
                                                                     16
                                                                            OSERDESE2 #(
                                                                     17

∨ □ SERDES

                                                                                .DATA RATE OQ ("DDR"),
                                                                                                          // DDR, SDR
                                                                     18
                                                                                .DATA RATE TQ ("DDR"),
                                                                                                          // DDR, BUF, SDR

    □ Output SERial/DESerializer (OSERDESE3)

                                                                     19
                                                                                .DATA WIDTH(4),
                                                                                                          // Parallel data width (2-8,10,14)
       ∨ □ Kintex-7
                                                                     20
                                                                                .INIT OQ(1'b0),
                                                                                                          // Initial value of OQ output (1'b0,1'b1)
                                                                     21
                                                                                .INIT TQ(1'b0),
                                                                                                          // Initial value of TQ output (1'b0,1'b1)

∨ □ I/O Components

                                                                     22
                                                                                .SERDES MODE ("MASTER"), // MASTER, SLAVE

√ □ I/O SERDES

                                                                     23 ¦
                                                                                .SRVAL OQ(1'b0),
                                                                                                          // OO output value when SR is used (1'b0,1'b1
                   Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     24
                                                                                .SRVAL TQ(1'b0),
                                                                                                          // TO output value when SR is used (1'b0,1'b1
                                                                     25
                                                                                .TBYTE CTL ("FALSE"),
                                                                                                          // Enable tristate byte operation (FALSE, TRU

∨ □ Virtex UltraScale

                                                                     26
                                                                                .TBYTE SRC ("FALSE"),
                                                                                                          // Tristate byte source (FALSE, TRUE)

√ □ I/O

                                                                     27
                                                                                .TRISTATE WIDTH(4)
                                                                                                          // 3-state converter width (1,4)
                                                                     28

∨ □ SERDES

                                                                     29
                                                                            OSERDESE2 inst (
                  Output SERial/DESerializer (OSERDESE3)
                                                                     30
                                                                                .OFB (OFB) ,
                                                                                                        // 1-bit output: Feedback path for data

∨ □ Virtex UltraScale+

                                                                     31
                                                                                .00(00),
                                                                                                         // 1-bit output: Data path output
                                                                     32
                                                                               // SHIFTOUT1 / SHIFTOUT2: 1-bit (each) output: Data output expansion

√ □ I/O

                                                                     33
                                                                                .SHIFTOUT1 (SHIFTOUT1),

∨ □ SERDES

                                                                     34
                                                                                .SHIFTOUT2 (SHIFTOUT2),
                   Output SERial/DESerializer (OSERDESE3)
                                                                     35
                                                                                .TBYTEOUT (TBYTEOUT),
                                                                                                        // 1-bit output: Byte group tristate
                                                                     36 !
                                                                                .TFB (TFB),
                                                                                                         // 1-bit output: 3-state control

∨ □ Virtex-7

                                                                     37
                                                                                .TO(TO),
                                                                                                        // 1-bit output: 3-state control

∨ □ I/O Components

                                                                     38
                                                                                .CLK(CLK).
                                                                                                        // 1-bit input: High speed clock

√ □ I/O SERDES

                                                                     39
                                                                                .CLKDIV (CLKDIV),
                                                                                                         // 1-bit input: Divided clock
                                                                     40
                                                                               // D1 - D8: 1-bit (each) input: Parallel data inputs (1-bit each)
                  Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     41
                                                                               .D1(D1),

∨ □ VHDL

                                                                     42
                                                                               .D2(D2),

∨ □ Device Primitive Instantiation

                                                                                .D3(D3),
                                                                                .D4(D4),

∨ □ Artix-7
```



Parallel_to_serial

OSERDESE2_Slave inst

```
.D1
.D2
              (din[8]),
.D3
.D4
              (din[9]),
.D5
, D6
.D7
.D8
              (1'b1),
.OCE
              (rst),
.RST
.SHIFTIN1
.SHIFTIN2
              (1'b0),
.T1
             (1'b0),
.T2
.T3
              (1'b0),
              (1'b0),
.T4
              (1'b0),
.TBYTEIN
              (1'b0)
.TCE
```

```
Templates
                                                                   Preview
                                                                     13
                                                                                           Kintex-7
                                                                            // Xilinx HDL Language Template, version 2023.2
                                                                     15
Search: Q- oserd
                                      (14 matches)
                                                                     16
                                                                            OSERDESE2 #(
                                                                     17

∨ □ SERDES

                                                                                .DATA RATE OQ ("DDR"),
                                                                                                         // DDR, SDR
                                                                     18
                                                                               .DATA RATE TQ ("DDR"),
                                                                                                         // DDR, BUF, SDR
                  Output SERial/DESerializer (OSERDESE3)
                                                                     19
                                                                               .DATA WIDTH(4),
                                                                                                         // Parallel data width (2-8,10,14)
       ∨ □ Kintex-7
                                                                     20
                                                                               .INIT OQ(1'b0),
                                                                                                         // Initial value of OQ output (1'b0,1'b1)
                                                                     21
                                                                               .INIT TQ(1'b0),
                                                                                                         // Initial value of TQ output (1'b0,1'b1)

∨ □ I/O Components

                                                                     22
                                                                               .SERDES MODE ("MASTER"), // MASTER, SLAVE

√ □ I/O SERDES

                                                                     23 ¦
                                                                               .SRVAL OQ(1'b0),
                                                                                                         // 00 output value when SR is used (1'b0,1'b1
                   Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     24
                                                                               .SRVAL TQ(1'b0),
                                                                                                         // TQ output value when SR is used (1'b0,1'b1
                                                                     25
                                                                               .TBYTE CTL ("FALSE"),
                                                                                                         // Enable tristate byte operation (FALSE, TRU

∨ □ Virtex UltraScale

                                                                     26 :
                                                                               .TBYTE SRC ("FALSE"),
                                                                                                         // Tristate byte source (FALSE, TRUE)

√ □ I/O

                                                                     27
                                                                               .TRISTATE WIDTH(4)
                                                                                                         // 3-state converter width (1,4)

∨ □ SERDES

                                                                     28
                                                                     29
                                                                            OSERDESE2 inst (
                  Output SERial/DESerializer (OSERDESE3)
                                                                     30
                                                                               .OFB (OFB) ,
                                                                                                        // 1-bit output: Feedback path for data

∨ □ Virtex UltraScale+

                                                                     31
                                                                               .00(00),
                                                                                                        // 1-bit output: Data path output
                                                                     32
                                                                               // SHIFTOUT1 / SHIFTOUT2: 1-bit (each) output: Data output expansion

√ □ I/O

                                                                     33
                                                                               .SHIFTOUT1 (SHIFTOUT1),

∨ □ SERDES

                                                                     34
                                                                               .SHIFTOUT2 (SHIFTOUT2),
                   Output SERial/DESerializer (OSERDESE3)
                                                                     35 ¦
                                                                               .TBYTEOUT (TBYTEOUT),
                                                                                                       // 1-bit output: Byte group tristate
                                                                     36 !
                                                                               .TFB (TFB),
                                                                                                        // 1-bit output: 3-state control

∨ □ Virtex-7

                                                                     37
                                                                               .TQ(TQ),
                                                                                                        // 1-bit output: 3-state control

∨ □ I/O Components

                                                                     38
                                                                               .CLK(CLK).
                                                                                                        // 1-bit input: High speed clock

√ □ I/O SERDES

                                                                     39
                                                                               .CLKDIV (CLKDIV),
                                                                                                        // 1-bit input: Divided clock
                                                                     40
                                                                               // D1 - D8: 1-bit (each) input: Parallel data inputs (1-bit each)
                  Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     41
                                                                               .D1(D1),
                                                                     42
                                                                               .D2(D2),

∨ □ Device Primitive Instantiation

                                                                     43
                                                                               .D3(D3),
                                                                               .D4(D4),

∨ □ Artix-7
```

endmodule

Parallel_to_serial

OSERDESE2_Slave inst

```
.D1
.D2
              (din[8]),
.D3
.D4
              (din[9]),
.D5
, D6
.D7
.D8
              (1'b1),
.OCE
              (rst),
.RST
.SHIFTIN1
.SHIFTIN2
              (1'b0),
.T1
             (1'b0),
.T2
.T3
              (1'b0),
              (1'b0),
.T4
              (1'b0),
.TBYTEIN
              (1'b0)
.TCE
```

```
Templates
                                                                   Preview
                                                                     13
                                                                                           Kintex-7
                                                                            // Xilinx HDL Language Template, version 2023.2
                                                                     15
Search: Q- oserd
                                      (14 matches)
                                                                     16
                                                                            OSERDESE2 #(
                                                                     17

∨ □ SERDES

                                                                                .DATA RATE OQ ("DDR"),
                                                                                                         // DDR, SDR
                                                                     18
                                                                               .DATA RATE TQ ("DDR"),
                                                                                                         // DDR, BUF, SDR
                  Output SERial/DESerializer (OSERDESE3)
                                                                     19
                                                                               .DATA WIDTH(4),
                                                                                                         // Parallel data width (2-8,10,14)
       ∨ □ Kintex-7
                                                                     20
                                                                               .INIT OQ(1'b0),
                                                                                                         // Initial value of OQ output (1'b0,1'b1)
                                                                     21
                                                                               .INIT TQ(1'b0),
                                                                                                         // Initial value of TQ output (1'b0,1'b1)

∨ □ I/O Components

                                                                     22
                                                                               .SERDES MODE ("MASTER"), // MASTER, SLAVE

√ □ I/O SERDES

                                                                     23 ¦
                                                                               .SRVAL OQ(1'b0),
                                                                                                         // 00 output value when SR is used (1'b0,1'b1
                   Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     24
                                                                               .SRVAL TQ(1'b0),
                                                                                                         // TQ output value when SR is used (1'b0,1'b1
                                                                     25
                                                                               .TBYTE CTL ("FALSE"),
                                                                                                         // Enable tristate byte operation (FALSE, TRU

∨ □ Virtex UltraScale

                                                                     26 :
                                                                               .TBYTE SRC ("FALSE"),
                                                                                                         // Tristate byte source (FALSE, TRUE)

√ □ I/O

                                                                     27
                                                                               .TRISTATE WIDTH(4)
                                                                                                         // 3-state converter width (1,4)

∨ □ SERDES

                                                                     28
                                                                     29
                                                                            OSERDESE2 inst (
                  Output SERial/DESerializer (OSERDESE3)
                                                                     30
                                                                               .OFB (OFB) ,
                                                                                                        // 1-bit output: Feedback path for data

∨ □ Virtex UltraScale+

                                                                     31
                                                                               .00(00),
                                                                                                        // 1-bit output: Data path output
                                                                     32
                                                                               // SHIFTOUT1 / SHIFTOUT2: 1-bit (each) output: Data output expansion

√ □ I/O

                                                                     33
                                                                               .SHIFTOUT1 (SHIFTOUT1),

∨ □ SERDES

                                                                     34
                                                                               .SHIFTOUT2 (SHIFTOUT2),
                   Output SERial/DESerializer (OSERDESE3)
                                                                     35 ¦
                                                                               .TBYTEOUT (TBYTEOUT),
                                                                                                       // 1-bit output: Byte group tristate
                                                                     36 !
                                                                               .TFB (TFB),
                                                                                                        // 1-bit output: 3-state control

∨ □ Virtex-7

                                                                     37
                                                                               .TQ(TQ),
                                                                                                        // 1-bit output: 3-state control

∨ □ I/O Components

                                                                     38
                                                                               .CLK(CLK).
                                                                                                        // 1-bit input: High speed clock

√ □ I/O SERDES

                                                                     39
                                                                               .CLKDIV (CLKDIV),
                                                                                                        // 1-bit input: Divided clock
                                                                     40
                                                                               // D1 - D8: 1-bit (each) input: Parallel data inputs (1-bit each)
                  Output SERial/DESerializer with bitslip (OSERDESE2
                                                                     41
                                                                               .D1(D1),
                                                                     42
                                                                               .D2(D2),


∨ □ Device Primitive Instantiation

                                                                     43
                                                                               .D3(D3),
                                                                               .D4(D4),

∨ □ Artix-7
```

endmodule

HDMI_Img



HDMI_img


透過Matlab將圖片轉成rgb編碼,並儲存成rom可以存取的coe檔案

```
clear;
clc;
img = imread('image.png'); %讀取圖片
fid = fopen('out.coe' 'w'); %創建coe文件
fprintf(fid, 'memory_initialization_radix=16;\n'
fprintf(fid, 'memory_initialization_vector=\n'
m = size(img); %獲取圖片尺寸, m(1)為高, m(2)為寬
for i = 1:m(1)
for j = 1:m(2)
fprintf(fid, '%02X%02X%02X,\n', img(i,j,1), ... % R
img(i,j,2), ... % G
img(i,j,3)); % B
fseek(fid, -2, 1);
fprintf(fid ';');
fclose(fid); %關閉文件
```

```
Files
                          xilinx.m × +
                          /MATLAB Drive/xilinx.m
Name A
                                   clear;
 image.png
                          2
                                   clc;
 out.coe
                                   img = imread('image.png');
                                                                   %讀取圖片
 xilinx.m
                                   fid = fopen('out.coe', 'w');
                                                                   %創建coe文件
                          5
                                   fprintf(fid, 'memory_initialization_radix=16;\n');
                                   fprintf(fid, 'memory initialization vector=\n');
                                   m = size(img); %獲取圖片尺寸, m(1)為高, m(2)為寬
                          10
                                   for i = 1:m(1)
                          11
                                       for j = 1:m(2)
                                           % 將rgb數據寫在一起
                          12
                                           fprintf(fid, '%02X%02X%02X,\n', img(i,j,1), ... % R
Workspace
                          14
                                                                          img(i,j,2), ... % G
Name
         :: Value
                    :: Siz
                         15
                                                                          img(i,j,3));
                          16
                                       end
                          17
                                   end
                          18
                          19
                                   fseek(fid, -2, 1);
                          20
                                   fprintf(fid, ';');
                          21
                                   fclose(fid); %關閉文件
                        Command Window
```

HDMI_img


Rom IP Setting





HDMI_img

Rom IP Setting





HDMI_trans_top

Rd_data & rd_req port

```
vga_shift inst_vga_shift
     .rst(rst),
     .vpg_pclk(clk1x),
     .rd_data(rd_data),
     .rd_req(rd_req),
     .vpg_de(vpg_de),
     .vpg_hs(vpg_hs),
     .vpg_vs(vpg_vs),
     .rgb_r(rgb_r),
     .rgb_g(rgb_g),
     .rgb_b(rgb_b)
rd_image inst_rd_image
     .clk(clk1x),
     .rst(rst),
     .rd_req(rd_req),
     .rd_data(rd_data)
```



Vga_shift

Port degine

```
`timescale 1ns / 1ps
module vga_shift(
input wire
                    rst
input wire
                    vpg_pclk
input wire [23:0]
                    rd_data
output wire
                    rd_req
output reg
                    vpg_de
output reg
                    vpg_hs
output reg
                    vpg_vs
output wire [7:0]
                    rgb_r
output wire [7:0]
                    rgb_g
output wire [7:0]
                    rgb_b
    );
```

Vga_shift

Rd_data & rd_req

```
reg [12:0] cnt_h
    [12:0] cnt_v
reg
     [11:0] x
reg
           flag_x
reg
     [11:0] y
reg
           flag_y
reg
     [23:0] rgb
reg
           rd_req_r;
reg
assign {rgb_r , rgb_g , rgb_b } = rgb ;
assign rd_req = rd_req_r;
```

Vga_shift

Rd_data & rd_req


```
always@(posedge vpg pclk)begin
   if(rst)
        rd req r <= 1'b0;
   else if(cnt_h >= H_START+x-2 && cnt_h < H_START+SQUARE_X+x-2 && cnt_v >= V_START+y && cnt_v <=V_START+SQUARE_Y+y)
        rd rea r <= 1'b1;
   else
       rd req r <= 1'b0;
end
always@(posedge vpg pclk)begin
   if(rst)
        rgb <= 'd0;
   else if(cnt h >= H START+x && cnt h < H START+SQUARE X+x && cnt v >= V START+y && cnt v <= V START+SQUARE Y+y)
        rgb <= {rd data[7:0],rd data[15:8],rd data[23:16]};
   else if(cnt h >= H_START && cnt h < H_END && cnt v >= V_START && cnt v <= V_END && cnt h[4:0] >= 'd20)
        rgb <= 24'h00FF00;
   else if(cnt h>=H START && cnt h<H END && cnt v>=V START && cnt v<=V END && (cnt h[4:0]>='d10 && cnt h[2:0]<'d20))
        rgb <= 24'h0000FF;
   else if(cnt h >= H START && cnt h < H END && cnt v >= V START && cnt v <= V END && cnt h[4:0] < 'd10)
        rgb <= 24'hFF0000;
   else
        rgb <= 'd0;
end
```

Rd_img

Read rom data


```
`timescale 1ns / 1ps
module rd_image(
   input wire
                         clk,
   input wire
                         rst,
   input wire
                        rd_req,
   output wire [23:0] rd data
parameter
           STOP ADDR = 256*256-1;
reg [15:0] rd_addr;
wire [23:0]
            dout;
assign rd_data = dout;
always@(posedge clk)begin
   if(rst)
        rd addr <= 'd0;
   else if(rd_req == 1'b1)
        rd_addr <= (rd_addr == STOP_ADDR) ? 'd0 : rd_addr + 1'b1;
end
rom_ip inst_rom(
    .clka(clk),
    .addra(rd_addr),
    .douta(dout));
endmodule
```






這次改使用現成IP的方式來完成HDMI Loop

https://github.com/Digilent/vivado-library







使用tmds(interface)及dvi2rgb & rgb2dvi(ip)




















			0	nmary							
The phase is calculated relative to the active in Output Freq				Phase (degrees)		Duty Cycle (%)				Use	Max
utput Clock	Port Name	Requested	Actual	Requested	Actual	Requested	Actual	Drives		Fine PS	
clk_out1	clk_out1 🛞	200.000	200.00000	0.000	0.000	50.000	50.0	BUFG	-		46
clk_out2	clk_out2	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	~		46
clk_out3	clk_out3	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	~		46
clk_out4	clk_out4	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	~		46
clk_out5	clk_out5	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	~		46
clk_out6	clk_out6	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	~		46
clk out7	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUFG			46
Output Clo	ck Sequenc	e Number	Source		Signaling						
			Source								
Output Clo	ck Sequenc		Source	•	Single						
Output Clo	ck Sequenc		Source	Control Off-Chip							
Output Cloc	ck Sequenc		Source Automatic C Automatic C User-Control	Control Off-Chip	Single						
Output Clocclk_out1 clk_out2 clk_out3	ck Sequenc		Source Automatic C Automatic C User-Control	Control Off-Chip	Single						
Output Cloc clk_out1 clk_out2 clk_out3 clk_out4	Sequenc 1 1 1 1		Source Automatic C Automatic C User-Control	Control Off-Chip	Single						












Final Block Design





#