# Vitis\_HLS **Getting Start**



# **Matrix Operations**

## **Matrix Operations**

C[4][4] = A[4][4] \* B[4][4]

A <sub>11</sub>	A <sub>12</sub>	<b>A</b> 13	A <sub>14</sub>
A <sub>21</sub>	<b>A</b> 22	<b>A</b> 23	A <sub>24</sub>
A <sub>31</sub>	<b>A</b> 32	<b>A</b> 33	<b>A</b> 34
A <sub>41</sub>	<b>A</b> 42	<b>A</b> 43	<b>A</b> 44




	B <sub>11</sub>	B <sub>12</sub>	B <sub>13</sub>	B <sub>14</sub>
•	B <sub>21</sub>	B <sub>22</sub>	B <sub>23</sub>	B <sub>24</sub>
•	B <sub>31</sub>	B32	В33	B <sub>34</sub>
	B <sub>41</sub>	B <sub>42</sub>	B <sub>43</sub>	B <sub>44</sub>




C <sub>11</sub>	C <sub>12</sub>	C <sub>13</sub>	C <sub>14</sub>
C <sub>21</sub>	C <sub>22</sub>	C <sub>23</sub>	C <sub>24</sub>
C <sub>31</sub>	C <sub>32</sub>	C <sub>33</sub>	C <sub>34</sub>
C <sub>41</sub>	C <sub>42</sub>	C <sub>43</sub>	C <sub>44</sub>

## Vitis\_HLS Design Flow



#### **Add Source File**



## matrix\_mul.h

```
#ifndef __MATRIX_MUL__
#define __MATRIX_MUL__

//Custom precision
#include "ap_fixed.h"

//Matrix Declaration
void matrix_mul(ap_int<8> A[4][4],ap_int<8> B[4][4],ap_int<16> C[4][4]);

//ap_type<n bits> matrix_name[row][column]

#endif
```

## matrix\_mul.cpp

A <sub>11</sub>	A <sub>12</sub>	<b>A</b> 13	A <sub>14</sub>
A <sub>21</sub>	<b>A</b> 22	<b>A</b> 23	A <sub>24</sub>
A <sub>31</sub>	<b>A</b> 32	<b>A</b> 33	<b>A</b> 34
A <sub>41</sub>	A <sub>42</sub>	<b>A</b> 43	A <sub>44</sub>




B <sub>11</sub>	B <sub>12</sub>	B <sub>13</sub>	B <sub>14</sub>
B <sub>21</sub>	B <sub>22</sub>	B <sub>23</sub>	B <sub>24</sub>
B <sub>31</sub>	B <sub>32</sub>	В33	B <sub>34</sub>
B <sub>41</sub>	B <sub>42</sub>	B <sub>43</sub>	B <sub>44</sub>



C <sub>11</sub>	C <sub>12</sub>	C <sub>13</sub>	C <sub>14</sub>
C <sub>21</sub>	C <sub>22</sub>	C <sub>23</sub>	C <sub>24</sub>
C <sub>31</sub>	C <sub>32</sub>	C <sub>33</sub>	C <sub>34</sub>
C <sub>41</sub>	C <sub>42</sub>	C <sub>43</sub>	C <sub>44</sub>

#### **Add Test Bench**





## matrix\_mul\_tb.cpp

```
#include "matrix_mul.h"
#include <iostream>
int main(){
//Matrix Declaration
       ap_int<8> A[4][4];
       ap_int<8> B[4][4];
       ap_int<16> C[4][4];
//Assign values to matrix A and matrix B
       for(int i=0;i<4;i++)</pre>
               for(int j=0;j<4;j++){</pre>
                       A[i][j]=i*4+j;
                       B[i][j]=A[i][j];}
//Call the function.
       matrix mul(A,B,C);
//Print matrix C.
       for(int i=0;i<4;i++)
               for(int j=0;j<4;j++)</pre>
                       std::cout<<"C["<<i<<","<<j<<"]="<<C[i][j]<<std::endl;</pre>
return 0;
```

together we advance\_


## Run Flow (C Simulation)








#### **C Simulation Result**




## Run Flow (C Synthesis)


Convert the C code to RTL code.






Run Flow (C Simulation)








## **Synthesis Summary Report**





## **Synthesis Summary Report**



#### **▼ SW I/O Information**

#### **▼** Top Function Arguments


Argument	Direction	Datatype	
Α	in	ap_int<8>*	
В	in	ap_int<8>*	
С	out	ap_int<16>*	

#### ▼ SW-to-HW Mapping


Argument	HW Interface	HW Type	HW Usage	
Α	A_address0	port	offset	
Α	A_ce0	port		
Α	A_q0	port		
Α	A_address1	port	offset	
Α	A_ce1	port		
Α	A_q1	port		
В	B_address0	port	offset	
В	B_ce0	port		
В	B_q0	port		
В	B_address1	port	offset	
В	B_ce1	port		
В	B_q1	port		
С	C_address0	port	offset	
С	C_ce0	port		
С	C_we0	port		
С	C_d0	port		


## **HLS Optimization**

HLS will automatically optimize based on the set directives.



#### **Insert Directive**









## **Pipelining**

Pipelining doesn't need to wait for the completion of the previous one; all steps can proceed independently. This is useful for functions and loops.

As shown in the example below, using pipeline optimization instructions can change a loop with a cycle of 8 clocks (II = 3) to a cycle of 4 clocks.





## **Pipelining**

#### **Rewinding pipelined loops**

The loop can be a top-level loop in a function or in an area optimized using DATAFLOW optimization.




Figure 1-63: Loop Pipelining with Rewind Option



#### Unroll

#### **Rolled loop**


Each function operates within its own time cycle.

#### Partially unrolled loop

The loop will be unrolled by a factor of 2.

#### **Unrolled loop**

Fully unrolled, hence data partitioning is required.




#### **Insert Directive**


```
🖟 *matrix_mul.cpp 🗶
                                                                                              ■ Outline III Directive X
                                                                                               matrix_mul
        id matrix_mul(ap_int<8> A[4][4],ap_int<8> B[4][4],ap_int<16> C[4][4]){
ragma HLS ARRAY_PARTITION dim=1 type=complete variable=B
                                                                                                    # HLS PIPELINE
                                                                                                    % HLS TOP name=matrix_mul
              HLS ARRAY PARTITION dim=2 type=complete variable=A
             HLS PIPELINE
         for(int i=0;i<4;i++){
                                                                                                    # HLS ARRAY_PARTITION dim=2 type=complete variable=A
              for(int j=0;j<4;j++){</pre>
                  C[i][j]=0;
                                                                                                    # HLS ARRAY_PARTITION dim=1 type=complete variable=B
                  for(int k=0;k<4;k++){
                      C[i][j]=C[i][j]+A[i][k]*B[k][j];
```

## **HLS** solutions comparison


Solution1: No Optimization

Solution2: Pipeline ARRAY\_PARTITION






#### **Schedule Viewer**



## **Function Call Graph**



#### **Cosimulation & Timeline Trace**



# **HLS Example**

## **Clone Examples**


Click OK will download the whole example code directory automatically.





## **Clone Examples**

Click the directory you want, we choose Interface\_axi\_lite this time



## example.cpp

```
#include <stdio.h>
void example(char* a, char* b, char* c) {
       //Define AXI-Lite Port
       #pragma HLS INTERFACE s_axilite port = a bundle = BUS_A
       #pragma HLS INTERFACE s_axilite port = b bundle = BUS_A
       #pragma HLS INTERFACE s_axilite port = c bundle = BUS_A
       #pragma HLS INTERFACE s_axilite port = return bundle = BUS_A
       //#pragma HLS interface <mode> port=<name> (register) bundle=<string>
       *c += *a + *b;
    return *c;
```


29 together we advance\_

## Example\_test.cpp

```
#include <stdio.h>
void example(char* a, char* b, char* c);
int main() {
    char a;
    char b;
    char c;
    char d;
    char sw_result;
    printf("HLS AXI-Lite Example\n");
    printf("Function c += a + b\n");
    a = 5;
    b = 10;
    C = 0;
    d = 0;
```


```
example(&a, &b, &c);
  d += a + b;
  printf("HW result = %d\n", c);
  printf("SW result = %d\n", d);
  if (d == c) {
       printf("SW and HW results match\n");
      return 0;
   } else {
       printf("SW and HW results mismatch\n");
      return 1;
```

Debugger




## **C** Synthesis

KD240 is only available starting from version 2023.2.






## **C** Synthesis



#### **Co-Simulation**





#### **Schedule View**

First, read the values of 'a' and 'c' and then add them together.




Then, add the value of 'b' to the sum of 'a' and 'c'.





Write the final value into 'c'.




## **Export RTL**








## Vivado IP repo



MDA


ther we advance

## Vivado IP repo



## **Add Zynq Core IP**


Add Zynq MPSoC and Run Block Automation & Run Connection Automation






## **Final Block Design**

- Create HDL Wrapper
- Generate Bitstream
- Export Xsa



#### Vitis Driver API



```
/******************* Function Prototypes ********************
#ifndef linux
#ifdef SDT
int XExample Initialize(XExample *InstancePtr, UINTPTR BaseAddress);
XExample Config* XExample LookupConfig(UINTPTR BaseAddress);
#else
int XExample Initialize(XExample *InstancePtr, u16 DeviceId);
XExample Config* XExample LookupConfig(u16 DeviceId);
#endif
int XExample CfgInitialize(XExample *InstancePtr, XExample Config *ConfigPtr);
#else
int XExample Initialize(XExample *InstancePtr, const char* InstanceName);
int XExample Release(XExample *InstancePtr);
#endif
void XExample Start(XExample *InstancePtr);
u32 XExample IsDone(XExample *InstancePtr);
u32 XExample IsIdle(XExample *InstancePtr);
u32 XExample IsReady(XExample *InstancePtr);
void XExample EnableAutoRestart(XExample *InstancePtr);
void XExample DisableAutoRestart(XExample *InstancePtr);
void XExample Set a(XExample *InstancePtr, u32 Data);
u32 XExample Get a(XExample *InstancePtr);
void XExample Set b(XExample *InstancePtr, u32 Data);
u32 XExample Get b(XExample *InstancePtr);
void XExample Set c i(XExample *InstancePtr, u32 Data);
u32 XExample Get c i(XExample *InstancePtr);
u32 XExample Get c o(XExample *InstancePtr);
u32 XExample Get c o vld(XExample *InstancePtr);
void XExample InterruptGlobalEnable(XExample *InstancePtr);
void XExample InterruptGlobalDisable(XExample *InstancePtr);
void XExample InterruptEnable(XExample *InstancePtr, u32 Mask);
void XExample InterruptDisable(XExample *InstancePtr, u32 Mask);
void XExample InterruptClear(XExample *InstancePtr, u32 Mask);
u32 XExample InterruptGetEnabled(XExample *InstancePtr);
u32 XExample InterruptGetStatus(XExample *InstancePtr);
```

#### Vitis test code

```
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xparameters.h" //Contains definitions for all peripherals
#include "xexample.h" //Contains hls example (axilite) IP macros and functions

//Define Adder ID
#define Adder_ID XPAR_XEXAMPLE_0_DEVICE_ID

//Define global values for HLS example IP
XExample Adder;
XExample_Config *Adder_cfg;
```

#### Vitis test code

```
int main(){
    init platform();
    init Adder();
    xil_printf("Adder Init!\n\r");
    int a = 0;
    int b = 0;
   Adder_HLS(a,b);
    cleanup_platform();
    return 0;
```

```
//Initialize the HLS example IP
void init_Adder(){
 int Status;
Adder cfg = XExample LookupConfig(Adder ID);
 Status = XExample_CfgInitialize(&Adder, Adder_cfg);
 if (Status != XST_SUCCESS) {
       xil_printf("Init Fail.");
 return XST_FAILURE;
```

#### Vitis test code

```
void Adder_HLS(int a,int b){
 unsigned int c;
 c = 0:
 xil printf("Enter Number A\n\r");
 scanf("%d",&a);
XExample_Set_a(&Adder, a);
xil_printf("Write a : %d \n\r",a);
xil_printf("Enter Number B\n\r");
 scanf("%d",&b);
XExample_Set_b(&Adder, b);
 xil_printf("Write b : %d \n\r",b);
XExample Start(&Adder);
while(!XExample IsDone(&Adder));
 c = XExample Get c o(&Adder);
 xil printf("Result : %d \n\r",c);
```

Adder Init!
Enter Number A
Write a : 27
Enter Number B
Write b : 33
Result : 60