

Memory Interface Generator

Course Agenda 2023

Agenda

- Introduction to the DDR
- MIG IP Setting
- ▶ 7Series FPGAs Memory Interface Solution
- Calibration
- How to access DDR via MIG






Double Data Rate Synchronous Dynamic Random Access Memory


2023

What is the DDR?

Double Data Rate Synchronous Dynamic Random Access Memory




What is the DDR?





What is the DDR?






How DDR work?

31bit_addr

00110011000110101110010000011


Bank Row_addr Column_addr






How DDR work?

31bit_addr 001100110001101011100100100011








MIG Setting

Course Agenda 2023

MIG IP Setting






MIG IP Setting


MIG Output	Options
Se	eate Design lect this option to generate a memory controller. Generating a memory controller will create RTL, XDC, implementation and mulation files.
Sel the the	rify Pin Changes and Update Design electing this feature verifies the modified XDC for a design already generated through MIG. This option will allow you to change a pin out and validate it instantly. It updates the input XDC file to be compatible with the current version of MIG. While updating a XDC it preserves the pin outs of the input XDC. This option will also generate the new design with the Component Name you lected in this page.
Component	t Name
name. T memory	specify the component name for the memory interface. The design directories will be generated under a directory with this Three directories will be created "example_design", "user_design" and "docs". The user_design will contain the generated y interface. The example_design adds a simple example application connected to the generated memory interface. nent Name mig_7series_1
Up to m controlle guide fo	naximum of 8 controllers with a combination of DDR3 SDRAM, QDRII+ SRAM or RLDRAM II can be generated. The number of ers that can be accommodated may be limited by the data width and the number of banks available in device. Refer user or more information
AXI4 Interfa	ace
Enables	s the AXI4 interface. AXI4 interface is supported only for DDR3 SDRAM and DDR2 SDRAM controllers with Verilog design entry.
AXI4	Interface



Multi-Controller



AXI-4 Interface






Ping Compatible

n C	compatible FPGAs
ti c is F	Pin Compatible FPGAs include all devices with the same package and speed grade as the target device. Different FPGA devices with the same package do not have the same bonded pins. By selecting Pin Compatible FPGAs, MIG will only select pins that are common between the target device and all selected devices. Use the default XDC in the par folder for the target part. If the target part is changed, use the appropriate XDC in the compatible_ucf folder. If a Pin Compatible FPGA is not chosen now and later a different FPGA is used, the generated XDC may not work for the new device and a board spin may be required. MIG only ensures that MIG generated pin out is compatible among the selected compatible FPGA devices. Unselected devices will not be considered for compatibility during the pin allocation process.
A	A blank list indicates that there are no compatible parts exist for the selected target part and this page can be skipped.
а	Note that different parts in the same package will have different internal package skew values. De-rate the minimum period appropriately in the Controller Options page when different parts in the same package are used. Consult the User Guide for more information.
T	arget FPGA: xc7k325t-ffg900 -1
P	Pin Compatible FPGAs
,	∨ □ □ kintex7
	☐




Ping Compatible






Memory Selection




Clock






PHY to Controller Clock Ratio







Controller Option





Data Width






16



DDR

MIG

Bank Machine





Ordering

Bank Row Hit Refresh



Memory Option

lemory Options C0 - DDR3 SDRAM	
Input Clock Period: Select the period for the PLL input clock (CLKIN). MIG determines the allowable input clock periods based on the Memory Clock Period entered above and the clocking guidelines listed in the User Guide. The generated design will use the selected Input Clock and Memory Clock Periods to generate the required PLL parameters. If the required input clock period is not available, the Memory Clock Period must be modified.	ps (800 MHz) 🕶
Choose the Memory Options for the memory device. Memory Option selections are restricted Consult the memory vendor data sheet for more information.	I to those supported by the controller.
Read Burst Type and Length	
The burst type determines the data ordering within a burst. Consult the memory datasheet for more information. Burst length 8 is the only supported value.	Sequential
Output Driver Impedance Control	
Programmable impedance for the output buffer.	RZQ/7 🗸
RTT (nominal) - On Die Termination (ODT) Select the nominal value of ODT for the DQ, DQS/DQS# and DM signals on the component or DIMM interface. This must be set to RZQ/6 i(40 ohms) for data rates at 1333 Mbps and above. In 2 slot DIMM configuations this value will be used for the unwritten slot during a write and will also be used for the unselected slot during a read. Use board level simulation to choose the optimum value.	RZQ/4 V
Controller Chip Select Pin The Chip Select (CS#) pin can be tied low externally to save one pin in the address/command group when this selection is set to 'Disable'. Disable is only valid for single rank configurations.	Enable
Memory Address Mapping Selection	
User Address A D D D D D D D D D D D D D D D D D D	



Burst







AMD X

Interleaved






Sequential







Bank






Memory Address Mapping

BANK	ROW	COLUMN	ROW	BANK	COLUMN
00	00		00	00	
01	01		01	01	
10	10		10	10	
11	11		11	11	





FPGA Option






Impedance matching





IO Power Reduction



FPGA Option

igitally Controlled Impedance (DCI)	
The DCI (Digitally Controlled Impedance) I/O standards are applied appropriat DQS/DQS# signals utilize DCI standards (SSTL15_T_DCI for DQ's and DIFF_not used for the Address/Control output signals. Consult the User Guide for m determine the best termination strategy.	SSTL15_T_DCI for DQS and DQS#). DCI is
DCI Cascading Information	
Select the DCI Cascade for the DCI reference pins to achieve better pin efficier manually to select the Master/Slave banks.	ncy. The constraint file must be updated
mandally to ocioci the masteriolave banks.	
DCI Cascade	
	banks. This setting applies only to the HR
DCI Cascade ternal Termination for High Range Banks Select the internal termination (IN_TERM) impedance for the High Range (HR) by	banks. This setting applies only to the HR 50 Ohms
DCI Cascade ternal Termination for High Range Banks Select the internal termination (IN_TERM) impedance for the High Range (HR) be banks used in the interface.	
DCI Cascade ternal Termination for High Range Banks Select the internal termination (IN_TERM) impedance for the High Range (HR) be banks used in the interface.	
ternal Termination for High Range Banks Select the internal termination (IN_TERM) impedance for the High Range (HR) to banks used in the interface. Internal Termination Impedance	




Bank and Source

Bank Selection For Contoller 0 - DDR3 SDRAM

Select the byte groups for the data and address/control in the architectural view below. Data and Ad within 3 vertical banks. The interface cannot span horizontally. *Bank(s) 14,15 contain configuration of these banks for default configurations. If bank(s) 14,15 is selected for your memory controlle ensure no conflicts with the configuration pin. For more information see UG586 Bank and Pin rule

The Address/Control byte groups must be selected in the middle bank in interfaces using 3 to groups must be selected in a single bank. Bank selection may be restricted to High Performan interface data rate selected.



Byte Group T3 Unassigned

Bank 34	Signal Sets	
Byte Group T0	Address/Ctrl-0	*
Byte Group T1	Address/Ctrl-1	*
Byte Group T2	Address/Ctrl-2	*
Byte Group T3	DQ[0-7]	*
HP Bank		
Bank 33	Signal Sets	
Byte Group T0	Unassigned	*
Byte Group T1	Unassigned	*
Byte Group T2	Unassigned	*
Byte Group T3	Unassigned	*
HP Bank		
Bank 32	Signal Sets	
Byte Group T0	Unassigned	*
Byte Group T1	Unassigned	*
Byte Group T2	Unassigned	*
Byte Group T3	Unassigned	*

System Signals Selection

Select the system pins below appropriately for the interface. Customization of these pins can also be made in the XDC after the design is generated. For more information see <u>UG586 Bank and Pin rules.</u>

System Clock and Reference Clock pin selections will not be visible if the 'No Buffer' option was selected in the FPGA Options page.

System Clock Pin Selection

The **sys_clk** is used as the system clock for the memory interface. This signal should be connected to a low jitter external clock source via a differential (*P/N*) pair for best performance. This signal should be in the address/control bank, but may be placed in an adjacent bank if there are not enough pins available such as when fitting a 16 bit interface in a single




Figure 1-19: XC7V2000T Banks





7Series FPGAs Memory Interface Solution

Course Agenda 2023

7Series FPGAs Memory Interface Solution





Figure 1-31: 7 Series FPGAs Memory Interface Solution



Command Path





Write Path




Figure 1-54: 4:1 Mode UI Interface Write Timing Diagram (Memory Burst Type = BL8)

Read Path




Figure 1-60: 4:1 Mode UI Interface Read Timing Diagram (Memory Burst Type = BL8)



User Refresh & User ZQ





Figure 1-62: User-Refresh Interface



AMD.A XILINX



Calibration

Course Agenda 2023

Calibration





Figure 1-57: PHY Overall Initialization and Calibration Sequence




Phaser Lock






Write Leveling

T-topology








Write Leveling

Fly-by


















Write Leveling






Read Leveling






MPR Read Leveling






MPR Read Leveling






Write Calibration





Read Leveling & PRBS








Figure 1-57: PHY Overall Initialization and Calibration Sequence







MIG_Test Lab

Course Agenda 2023

IP Example Design




Example Design Simulation






Example Design Simulation







Simulation Setting








Simulation Setting





Simulation Setting





Application Interface







Thank you very much for your attention!

Course Agenda 2023