



Vitis_HLS

Getting Start

Matrix Operations

Matrix Operations

$$C[4][4] = A[4][4] * B[4][4]$$

A ₁₁	A ₁₂	A ₁₃	A ₁₄	×	B ₁₁	B ₁₂	B ₁₃	B ₁₄	=	C ₁₁	C ₁₂	C ₁₃	C ₁₄
A ₂₁	A ₂₂	A ₂₃	A ₂₄		B ₂₁	B ₂₂	B ₂₃	B ₂₄		C ₂₁	C ₂₂	C ₂₃	C ₂₄
A ₃₁	A ₃₂	A ₃₃	A ₃₄		B ₃₁	B ₃₂	B ₃₃	B ₃₄		C ₃₁	C ₃₂	C ₃₃	C ₃₄
A ₄₁	A ₄₂	A ₄₃	A ₄₄		B ₄₁	B ₄₂	B ₄₃	B ₄₄		C ₄₁	C ₄₂	C ₄₃	C ₄₄


$$C_{11} = A_{11} * B_{11} + A_{12} * B_{21} + A_{13} * B_{31} + A_{41} * B_{41}$$

$$C_{12} = A_{11} * B_{12} + A_{12} * B_{22} + A_{13} * B_{32} + A_{41} * B_{42}$$


$$C_{13} = A_{11} * B_{13} + A_{12} * B_{23} + A_{13} * B_{33} + A_{41} * B_{43}$$

$$C_{14} = A_{11} * B_{14} + A_{12} * B_{24} + A_{13} * B_{34} + A_{41} * B_{44}$$

Vitis_HLS Design Flow



Add Source File



matrix_mul.h

```
#ifndef __MATRIX_MUL__
#define __MATRIX_MUL__


//Custom precision
#include "ap_fixed.h"

//Matrix Declaration
void matrix_mul(ap_int<8> A[4][4], ap_int<8> B[4][4], ap_int<16> C[4][4]);
//ap_type<n bits> matrix_name[row][column]


#endif
```

matrix_mul.cpp

```
#include "matrix_mul.h"
void matrix_mul(ap_int<8> A[4][4], ap_int<8> B[4][4], ap_int<16> C[4][4]){
    for(int i=0; i<4; i++){
        for(int j=0; j<4; j++){
            C[i][j]=0;
            for(int k=0; k<4; k++){
                C[i][j]=C[i][j]+A[i][k]*B[k][j];
            }
        }
    }
}
```




Add Test Bench




matrix_mul_tb.cpp

```
#include "matrix_mul.h"
#include <iostream>
int main(){
//Matrix Declaration
    ap_int<8>  A[4][4];
    ap_int<8>  B[4][4];
    ap_int<16> C[4][4];
//Assign values to matrix A and matrix B
    for(int i=0;i<4;i++){
        for(int j=0;j<4;j++){
            A[i][j]=i*4+j;
            B[i][j]=A[i][j];}
//Call the function.
    matrix_mul(A,B,C);
//Print matrix C.
    for(int i=0;i<4;i++){
        for(int j=0;j<4;j++){
            std::cout<<"C["<<i<<","<<j<<"]="<<C[i][j]<<std::endl;
        }
    }
return 0;
}
```

Run Flow (C Simulation)



C Simulation Result



The screenshot displays the Vitis HLS 2023.2 IDE interface for a project named 'matrix'. The top menu bar includes 'File', 'Edit', 'Project', 'Solution', 'Window', and 'Help'. The Explorer pane on the left shows the project structure: 'matrix' (containing 'Includes', 'Source', 'Test Bench', and 'solution1') and 'solution1' (containing 'constraints', 'csim', 'impl', and 'syn'). The 'csim' folder is expanded, showing 'build', 'report', and 'matrix_mul_csim.log'. The Flow Navigator pane at the bottom left shows 'C SIMULATION' with a 'Run C Simulation' button. The main editor pane displays the 'matrix_mul_csim.log' file, which contains the following text:



```
1 INFO: [SIM 2] ***** CSIM start *****
2 INFO: [SIM 4] CSIM will launch GCC as the compiler.
3   Compiling ../../../../matrix_mul_tb.cpp in debug mode
4   Compiling ../../../../matrix_mul.cpp in debug mode
5   Generating csim.exe
6 C[0,0]=56
7 C[0,1]=62
8 C[0,2]=68
9 C[0,3]=74
10 C[1,0]=152
11 C[1,1]=174
12 C[1,2]=196
13 C[1,3]=218
14 C[2,0]=248
15 C[2,1]=286
16 C[2,2]=324
17 C[2,3]=362
18 C[3,0]=344
19 C[3,1]=398
20 C[3,2]=452
21 C[3,3]=506
22 INFO: [SIM 1] CSim done with 0 errors.
23 INFO: [SIM 3] ***** CSIM finish *****
24
```

Convert the C code to RTL code.

Convert the C code to RTL code.



Run Flow (C Simulation)



Synthesis Summary Report

matrix_mul.h

matrix_mul.cpp

matrix_mul_tb.cpp

matrix_mul_csim.log

Synthesis Summary(solution1) X

Synthesis Summary Report of 'matrix_mul'

General Information

Date:Sun Feb 11 22:59:24 2024

Version:2023.2 (Build 4023990 on Oct 11 2023)

Project:matrix

Solution:solution1 (Vivado IP Flow Target)

Product family:zynqplus

Target device:xck26-sfvc784-2LV-c

Timing Estimate

Target	Estimated	Uncertainty	
0.10 us	2.407 ns	27.00 ns	

Performance & Resource Estimates

Modules

Loops

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
matrix_mul				-	37	3.700E3		38	-	no	0	2	96	361	0
VITIS_LOOP_3_1_VITIS_LOOP_4_2	II Violation	Resource Limitation		-	35	3.500E3	6	2	16	yes	-	-	-	-	-

Performance Pragma

HW Interfaces

SW I/O Information

Bind Op Report

Storage Report

Synthesis Summary Report

HW Interfaces

AP_MEMORY

Port	Direction	Bitwidth	
A_address0	out	4	
A_address1	out	4	
A_q0	in	8	
A_q1	in	8	
B_address0	out	4	
B_address1	out	4	
B_q0	in	8	
B_q1	in	8	
C_address0	out	4	
C_d0	out	16	

TOP LEVEL CONTROL

Interface	Type	Ports	
ap_clk	clock	ap_clk	
ap_rst	reset	ap_rst	
ap_ctrl	ap_ctrl_hs	ap_done ap_idle ap_ready ap_start	

SW I/O Information

Top Function Arguments


Argument	Direction	Datatype	
A	in	ap_int<8>*	
B	in	ap_int<8>*	
C	out	ap_int<16>*	

SW-to-HW Mapping



Argument	HW Interface	HW Type	HW Usage	
A	A_address0	port	offset	
A	A_ce0	port		
A	A_q0	port		
A	A_address1	port	offset	
A	A_ce1	port		
A	A_q1	port		
B	B_address0	port	offset	
B	B_ce0	port		
B	B_q0	port		
B	B_address1	port	offset	
B	B_ce1	port		
B	B_q1	port		
C	C_address0	port	offset	
C	C_ce0	port		
C	C_we0	port		
C	C_d0	port		

HLS Optimization

HLS will automatically optimize based on the set directives.



Insert Directive



Pipelining

Pipelining doesn't need to wait for the completion of the previous one; all steps can proceed independently. This is useful for functions and loops.

As shown in the example below, using pipeline optimization instructions can change a loop with a cycle of 8 clocks (ll = 3) to a cycle of 4 clocks.

```
void func(...) {  
    op_Read;   RD  
    op_Compute; CMP  
    op_Write;  WR  
}
```




Figure 1-50 : Function Pipelining Behavior

X14269

```
void func(m,n,o) {  
    for (i=2;i>=0;i--) {  
        op_Read;   RD  
        op_Compute; CMP  
        op_Write;  WR  
    }  
}
```





Figure 1-51 : Loop Pipelining

X14277

Pipelining

Rewinding pipelined loops

The loop can be a top-level loop in a function or in an area optimized using DATAFLOW optimization.



X14303

Figure 1-63: Loop Pipelining with Rewind Option


Rolled loop

Partially unrolled loop

Unrolled loop

Fully unrolled, hence data partitioning is required.

```
void top(...) {
    ...
    for_mult:for (i=3;i>0;i--) {
        a[i] = b[i] * c[i];
    }
    ...
}
```



Insert Directive

The image shows a code editor window titled `*matrix_mul.cpp` with the following C++ code:

```
1 #include "matrix_mul.h"
2 void matrix_mul(ap_int<8> A[4][4], ap_int<8> B[4][4], ap_int<16> C[4][4]){
3     #pragma HLS ARRAY_PARTITION dim=1 type=complete variable=B
4     #pragma HLS ARRAY_PARTITION dim=2 type=complete variable=A
5     #pragma HLS PIPELINE
6     for(int i=0; i<4; i++){
7         for(int j=0; j<4; j++){
8             C[i][j]=0;
9             for(int k=0; k<4; k++){
10                C[i][j]=C[i][j]+A[i][k]*B[k][j];
11            }
12        }
13    }
14 }
15
```

The code is annotated with three HLS pragmas: `#pragma HLS ARRAY_PARTITION dim=1 type=complete variable=B`, `#pragma HLS ARRAY_PARTITION dim=2 type=complete variable=A`, and `#pragma HLS PIPELINE`. The `for` loops are also annotated with `#pragma HLS PIPELINE`.

The right pane shows the `Directive` pane for the `matrix_mul` function. It displays the following directives:

- `# HLS PIPELINE`
- `% HLS TOP name=matrix_mul`
- `A`
- `# HLS ARRAY_PARTITION dim=2 type=complete variable=A`
- `B`
- `# HLS ARRAY_PARTITION dim=1 type=complete variable=B`
- `C`
- `for Statement`
- `for Statement`

HLS solutions comparison

Solution1:
No Optimization

Timing Estimate

Target	Estimated	Uncertainty
0.10 us	2.407 ns	27.00 ns

Performance & Resource Estimates

Modules & Loops

Issue Type

Violation Type

Distance

Slack

Latency(cycles)

Latency(ns)

Iteration Latency

Interval

Trip Count

Pipelined

BRAM

DSP

FF

LUT

URAM

matrix_mul				-	37	3.700E3	-	38	-	no	0	2	96	361	0
VITIS_LOOP_3_1_VITIS_LOOP_4_2	II Violation	Resource Limitation		-	35	3.500E3	6	2	16	yes	-	-	-	-	-

Solution2:
Pipeline
ARRAY_PARTITION

Timing Estimate

Target	Estimated	Uncertainty
0.10 us	2.327 ns	27.00 ns

Performance & Resource Estimates

Modules & Loops

Issue Type

Violation Type

Distance

Slack

Latency(cycles)

Latency(ns)

Iteration Latency

Interval

Trip Count

Pipelined

BRAM

DSP



FF

LUT


URAM

matrix_mul				-	11	1.100E3	-	8	-	yes	0	32	1130	2137	0
------------	--	--	--	---	----	---------	---	---	---	-----	---	----	------	------	---

Schedule Viewer



Function Call Graph



Cosimulation & Timeline Trace

Vitis HLS 2023.2 - matrix (C:\Users\User\AppData\Roaming\Xilinx\Vitis\matrix)

File Edit Project Solution Window Help

Explorer

Name

matrix_r

VITIS

C Simulation

C Synthesis

Cosimulation

Export RTL

Implementation

Co-simulation Report(solution1)

Cosimulation Report for 'matrix_mul'

General Information

Date: Mon Feb 12 18:35:17 TST 2024

Version: 2023.2 (Build 4023990 on Oct 11 2023)

Project: matrix

Status: Pass

Solution: solution1 (Vivado IP Flow Target)

Product family: zynqplus

Target device: xck26-sfvc784-2LV-c

Cosim Options

Tool: Vivado XSIM

RTL: Verilog

Performance Estimates

Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency	Total Execution Time
matrix_mul				35	35	35	35
VITIS_LOOP_3_1_VITIS_LOOP_4_2				36	36	36	

Vitis HLS 2023.2 - matrix (C:\Users\User\AppData\Roaming\Xilinx\Vitis\matrix)

File Edit Project Solution Window Help

Explorer

Name

matrix_mul

VITIS_LOOP_3_1_VITIS_LOOP_4_2

Function Call Graph

Dataflow Viewer

Schedule Viewer

Timeline Trace

Timeline Trace

matrix_mul

VITIS_LOOP_3_1_VITIS_LOOP_4_2

0

6

12

18

24

30


36

unit: clock cycle

HLS Example


Clone Examples

Click OK will download the whole example code directory automatically.



Clone Examples

Click the directory you want, we choose Interface_axi_lite this time



example.cpp

```
#include <stdio.h>

void example(char* a, char* b, char* c) {
    //Define AXI-Lite Port
    #pragma HLS INTERFACE s_axilite port = a bundle = BUS_A
    #pragma HLS INTERFACE s_axilite port = b bundle = BUS_A
    #pragma HLS INTERFACE s_axilite port = c bundle = BUS_A
    #pragma HLS INTERFACE s_axilite port = return bundle = BUS_A
    // #pragma HLS interface <mode> port=<name> (register) bundle=<string>

    *c += *a + *b;
    return *c;
}
```

Example_test.cpp

```
#include <stdio.h>

void example(char* a, char* b, char* c);

int main() {

    char a;
    char b;
    char c;
    char d;
    char sw_result;

    printf("HLS AXI-Lite Example\n");
    printf("Function c += a + b\n");

    a = 5;
    b = 10;
    c = 0;
    d = 0;
```

```
    example(&a, &b, &c);
    d += a + b;

    printf("HW result = %d\n", c);
    printf("SW result = %d\n", d);

    if (d == c) {
        printf("SW and HW results match\n");
        return 0;
    } else {
        printf("SW and HW results mismatch\n");
        return 1;
    }
}
```

Debugger

Vitis HLS 2023.2 - proj_axi_lite (C:\HLS\HLS-Tiny-Tutorials\Interface\Register\using_axi_lite\proj_axi_lite)

File Edit Project Solution Run Window Help

Debug x Project Explorer

proj_axi_lite.Debug [C/C++ Application]

csim.exe [18644]

Thread #1 0 (Suspended : Breakpoint)

main() at example_test.cpp:30 0x4015bd

Thread #2 0 (Suspended : Container)

gdb (8.0.1)

C Simulation Dialog

C Simulation

Options

☒ Launch Debugger

☐ Build Only

☐ Clean Build

☐ Optimizing Compile

☐ Enable Pre-synthesis Control Flow Viewer

Input Arguments

☐ Do not show this dialog again

OK Cancel

```
17
18 #include <stdio.h>
19
20 void example(char* a, char* b, char* c);
21
22 int main() {
23
24     char a;
25     char b;
26     char c;
27     char d;
28     char sw_result;
29
30     printf("HLS AXI-Lite Example\n");
31     printf("Function c += a + b\n");
32
33     a = 5;
34     b = 10;
35     c = 0;
36     d = 0;
37
38     example(&a, &b, &c);
39     d += a + b;
40
41     printf("HW result = %d\n", c);
42     printf("SW result = %d\n", d);
43
44     if (d == c) {
45         printf("Success SW and HW results\n");
46         return 0;
47     }
```

Breakpoints x

☒ example_test.cpp [line: 36]

☒ example_test.cpp [line: 38]

☒ example_test.cpp [line: 39]



(x) Variables x

Name	Type
a	char
b	char
c	char
d	char

No details to display for the current selection.

C Synthesis

KD240 is only available starting from version 2023.2.



C Synthesis

Synthesis Summary Report of 'example'

General Information

Date: Thu Feb 15 18:05:53 2024

Version: 2023.2 (Build 4023990 on Oct 11 2023)

Project: proj_axi_lite

Solution: solution1 (Vivado IP Flow Target)

Product family: zynq

Target device: xc7z020-clg484-1

Timing Estimate

Target	Estimated	Uncertainty	
5.00 ns	2.915 ns	1.35 ns	

Performance & Resource Estimates ⓘ

Modules

Loops

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM	
<div><div></div>example</div>				-	1	5.000		-	2	-	no	0	0	113	148	0

Co-Simulation

Co-simulation Dialog

C/RTL Co-simulation

RTL Simulator Settings

Vivado XSIM

Verilog

VHDL

Setup Only

Optimizing Compile

Input Arguments

Dump Trace none

Random Stall

Compiled Library Location

Browse...

Extra Options for DATAFLOW

Wave Debug (Vivado XSIM only and "Dump Trace" != none)

Disable Deadlock Detection

Channel (PIPO/FIFO) Profiling

Dynamic Deadlock Prevention

OK

Cancel

Cosimulation Report for 'example'

General Information

Date: Thu Feb 15 18:08:15 TST 2024

Version: 2023.2 (Build 4023990 on Oct 11 2023)

Project: proj_axi_lite

Status: Pass

Solution: solution1 (Vivado IP Flow Target)

Product family: zynq

Target device: xc7z020-clg484-1

Cosim Options

Tool: Vivado XSIM


RTL: Verilog

Performance Estimates


Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency	Total Execution Time
example				1	1	1	58

Schedule View


First, read the values of 'a' and 'c' and then add them together.







Then, add the value of 'b' to the sum of 'a' and 'c'.




Write the final value into 'c'.



Export RTL



Vivado IP repo



Vivado IP repo

The image shows two overlapping windows from the Vivado IDE. The background window is the 'IP Catalog' tab, displaying a search for 'Example' under the 'User Repository (c:/HLS/output_ip)' and 'Vitis HLS IP' folders. The 'Example' IP is highlighted, showing its 'AXI4' interface. The foreground window is the 'Address Editor' tab, showing a search for 'Example' with '(1 match)' and the 'Example' IP selected. Below the search bar, the IP is represented by a block diagram labeled 'example_0'. The block diagram shows inputs: '+ s_axi_BUS_A', 'ap_clk', and 'ap_rst_n', and an output: 'interrupt'. The block is labeled 'Vitis™ HLS' and 'Example (Pre-Production)'. At the bottom of the Address Editor window, a message reads: 'ENTER to select, ESC to cancel, Ctrl+Q for IP details'.

Diagram x IP Catalog x

Cores | Interfaces

Search: Q-

Name ^1 AXI4

▼ User Repository (c:/HLS/output_ip)

▼ Vitis HLS IP

Example AXI4

▼ Vivado Repository

Status License VLN

Diagram x IP Catalog x Address Editor x

Search: Q- Example (1 match)

Example

example_0

+ s_axi_BUS_A Vitis™ HLS interrupt

ap_clk

ap_rst_n

Example (Pre-Production)

ENTER to select, ESC to cancel, Ctrl+Q for IP details

Add Zynq Core IP

Add Zynq MPSoC and Run Block Automation & Run Connection Automation

The screenshot displays the Vivado IDE interface. The main window shows a block design with two components: 'example_0' (labeled 'Example (Pre-Production)') and 'processing_system7_0' (labeled 'ZYNQ7 Processing System'). The 'example_0' block contains a 'Vitis™ HLS' IP core and is connected to 's_axi_BUS_A', 'ap_clk', and 'ap_rst_n'. The 'processing_system7_0' block is connected to 'M_AXI_GP0_ACLK', 'DDR', 'FIXED_IO', 'M_AXI_GP0', 'FCLK_CLK0', and 'FCLK_RESET0_N'. A green status bar at the top indicates 'Designer Assistance available. Run Block Automation Run Connection Automation'. Overlaid on the right is the 'Run Connection Automation' dialog box. The dialog contains a tree view on the left with the following structure:

- ☒ All Automation (1 out of 1 selected)
 - ☒ example_0
 - ☒ s_axi_BUS_A


The 'Description' field on the right reads: 'Connect Slave interface (/example_0/s_axi_BUS_A) to a selected Master address space.' The 'Options' section includes the following settings:

- Master interface: /processing_system7_0/M_AXI_GP0
- Bridge IP: New AXI Interconnect
- Clock source for driving Bridge IP: Auto
- Clock source for Slave interface: Auto
- Clock source for Master interface: Auto


The dialog has 'OK' and 'Cancel' buttons at the bottom right.

Final Block Design

- Create HDL Wrapper
- Generate Bitstream
- Export Xsa



Vitis Driver API



```

/***** Function Prototypes *****/
#ifdef __linux__
#ifdef SDT
int XExample_Initialize(XExample *InstancePtr, UINTPTR BaseAddress);
XExample_Config* XExample_LookupConfig(UINTPTR BaseAddress);
#else
int XExample_Initialize(XExample *InstancePtr, u16 DeviceId);
XExample_Config* XExample_LookupConfig(u16 DeviceId);
#endif
int XExample_CfgInitialize(XExample *InstancePtr, XExample_Config *ConfigPtr);
#else
int XExample_Initialize(XExample *InstancePtr, const char* InstanceName);
int XExample_Release(XExample *InstancePtr);
#endif

void XExample_Start(XExample *InstancePtr);
u32 XExample_IsDone(XExample *InstancePtr);
u32 XExample_IsIdle(XExample *InstancePtr);
u32 XExample_IsReady(XExample *InstancePtr);
void XExample_EnableAutoRestart(XExample *InstancePtr);
void XExample_DisableAutoRestart(XExample *InstancePtr);

void XExample_Set_a(XExample *InstancePtr, u32 Data);
u32 XExample_Get_a(XExample *InstancePtr);
void XExample_Set_b(XExample *InstancePtr, u32 Data);
u32 XExample_Get_b(XExample *InstancePtr);
void XExample_Set_c_i(XExample *InstancePtr, u32 Data);
u32 XExample_Get_c_i(XExample *InstancePtr);
u32 XExample_Get_c_o(XExample *InstancePtr);
u32 XExample_Get_c_o_vld(XExample *InstancePtr);

void XExample_InterruptGlobalEnable(XExample *InstancePtr);
void XExample_InterruptGlobalDisable(XExample *InstancePtr);
void XExample_InterruptEnable(XExample *InstancePtr, u32 Mask);
void XExample_InterruptDisable(XExample *InstancePtr, u32 Mask);
void XExample_InterruptClear(XExample *InstancePtr, u32 Mask);
u32 XExample_InterruptGetEnabled(XExample *InstancePtr);
u32 XExample_InterruptGetStatus(XExample *InstancePtr);

```

Vitis test code

```
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xparameters.h" //Contains definitions for all peripherals
#include "xexample.h" //Contains hls example (axilite) IP macros and functions

//Define Adder ID
#define Adder_ID XPAR_XEXAMPLE_0_DEVICE_ID

//Define global values for HLS example IP
XExample Adder;
XExample_Config *Adder_cfg;
```

Vitis test code

```
int main(){

    init_platform();
    init_Adder();
    xil_printf("Adder Init!\n\r");

    int a = 0;
    int b = 0;

    Adder_HLS(a,b);

    cleanup_platform();
    return 0;
}
```


```
//Initialize the HLS example IP
void init_Adder(){

    int Status;

    Adder_cfg = XExample_LookupConfig(Adder_ID);
    Status = XExample_CfgInitialize(&Adder, Adder_cfg);
    if (Status != XST_SUCCESS) {
        xil_printf("Init Fail.");
    }
    return XST_FAILURE;
}
```

Vitis test code

```
void Adder_HLS(int a,int b){  
  
    unsigned int c;  
    c = 0;  
  
    xil_printf("Enter Number A\n\r");  
    scanf("%d",&a);  
    XExample_Set_a(&Adder, a);  
    xil_printf("Write a : %d \n\r",a);  
    xil_printf("Enter Number B\n\r");  
    scanf("%d",&b);  
    XExample_Set_b(&Adder, b);  
    xil_printf("Write b : %d \n\r",b);  
  
    XExample_Start(&Adder);  
  
    while(!XExample_IsDone(&Adder));  
    c = XExample_Get_c_o(&Adder);  
    xil_printf("Result : %d \n\r",c);  
}
```



```
Adder Init!  
Enter Number A  
Write a : 27  
Enter Number B  
Write b : 33  
Result : 60
```