



FPGA Lab Vivado Design Suit

Evaluation Board Overview (VC707)





設計一個電路,每經過10毫秒就切換Led燈號



Port define

```
`timescale 1ns / 1ps
module shift_led(
   input
         wire
                          sys_clk ,
   input wire
                          rst_n
   output reg
                 [3:0]
                          led
   );
   reg [27:0]
               cnt
               add_cnt ; // 啟用計數器
   wire
               end_cnt ; // 記數完成
   wire
```

Counter

```
always@(posedge sys_clk or negedge rst_n)begin
    if(~rst_n)
        cnt <= 'd0;
    else if(add_cnt)begin
        if(end_cnt)
            cnt <= 'd0;
        else
            cnt <= cnt + 1'b1;</pre>
    end
    else
        cnt <= 'd0;
end
assign add_cnt = 1;
// sys_clk 200MHz
assign end_cnt = add_cnt && cnt == 200000000 - 1;
```

Output LED

```
always@(posedge sys_clk or negedge rst_n)begin
    if(~rst_n)
        led <= 4'b1110;
    else if(end_cnt)
        led <= {led[2:0],led[3]};
    else
        led <= ~led;
    end
endmodule</pre>
```


Constrints

```
set_property PACKAGE_PIN AM39 [get_ports {led[0]}]
set_property PACKAGE_PIN AN39 [get_ports {led[1]}]
set_property PACKAGE_PIN AR37 [get_ports {led[2]}]
set_property PACKAGE_PIN AT37 [get_ports {led[3]}]
set_property PACKAGE_PIN AR40 [get_ports rst_n]
set_property PACKAGE_PIN E19 [get_ports sys_clk]
set_property IOSTANDARD LVCMOS18 [get_ports {led[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports sys_clk]
```



Lab2 - Key_LED

設計一個電路,燈號會依照按鍵數入變化



Port define

```
        reg
        key_in_d0

        reg
        key_in_d1

        reg
        key_in_d2

        reg
        key_in_dd0

        reg
        key_in_dd1

        reg
        key_in_dd2
```

Input buffer

```
always@(posedge sys_clk or negedge rst_n)begin
    if(~rst_n)begin
        key_in_d0 <= 1'b0;
        key_in_d1 <= 1'b0;
        key_in_d2 <= 1'b0;
    end
    else begin
        key_in_d0 <= key_in[0];
        key_in_d1 <= key_in[1];
        key_in_d2 <= key_in[2];
    end
end</pre>
```

Input buffer

```
always@(posedge sys_clk or negedge rst_n)begin
    if(~rst_n)begin
        key_in_dd0 <= 1'b0;
        key_in_dd1 <= 1'b0;
        key_in_dd2 <= 1'b0;
    end
    else begin
        key_in_dd0 <= key_in_d0;
        key_in_dd1 <= key_in_d1;
        key_in_dd2 <= key_in_d2;
    end
end</pre>
```

Output Led

```
always@(posedge sys_clk or negedge rst_n)begin
   if(~rst_n)
       led[0] <= 1'b1;
    else if(~key_in_dd0)
        led[0] <= 1'b0;
    else
        led[0] <= 1'b1;
end
always@(posedge sys_clk or negedge rst_n)begin
    if(~rst_n)
        led[1] <= 1'b1;
    else if(~key_in_dd1)
        led[1] <= 1'b0;
    else
        led[1] <= 1'b1;
end
```


Output Led

```
always@(posedge sys_clk or negedge rst_n)begin
    if(~rst_n)
        led[2] <= 1'b1;
    else if(~key_in_dd2)
        led[2] <= 1'b0;
    else
        led[2] <= 1'b1;
end</pre>
```

Constrints

```
set_property PACKAGE_PIN AU39 [get_ports rst_n]
set_property PACKAGE_PIN AM39 [get_ports {led[0]}]
set_property PACKAGE_PIN AN39 [get_ports {led[1]}]
set_property PACKAGE_PIN AR37 [get_ports {led[2]}]
set_property PACKAGE_PIN AU38 [get_ports {key_in[2]}]
set_property PACKAGE_PIN AV39 [get_ports {key_in[1]}]
set property PACKAGE PIN AW40 [get ports {key in[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {key_in[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {key_in[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {key_in[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[2]}]
set property IOSTANDARD LVCMOS18 [get ports {led[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports sys_clk]
set_property PACKAGE_PIN E19 [get_ports sys_clk]
```

設計一個電路,燈號會依照按鍵數入變化,且按鍵按下有防抖動的功能



Port define

```
`timescale 1ns / 1ps
module key_debounce(
    input
            wire
                             clk
    input
           wire
                             rst_n
    input wire
                             key_in
    output wire
                     [3:0]
                              led
    );
parameter
            CNT_MAX = 1000000 - 1;
            key_dd
reg [1:0]
reg [21:0]
            cnt_time
wire
            add_cnt_time
            end_cnt_time
wire
            flag
reg
            key_flag
reg
reg [3:0]
            led_r
```

Input buffer

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        key_dd <= 'd0;
    else
        key_dd <= {key_dd[0],key_in};
end</pre>
```



Counter

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        cnt_time <= 'd0;</pre>
    else if(add cnt time)begin
        if(end cnt time)
             cnt_time <= cnt_time;</pre>
        else
             cnt time <= cnt time + 1'b1;</pre>
    end
    else
        cnt time <= 'd0;</pre>
end
assign add_cnt_time = key_dd[0] == 1'b0;
assign end_cnt_time = add_cnt_time && cnt_time == CNT_MAX;
```



```
Flag
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        flag <= 'd0;
    else if(cnt time == CNT MAX)
        flag <= 1'b1;
    else if(key_dd[1])
       flag <= 1'b0;
end
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        key flag <= 'd0;</pre>
    else if(cnt_time == CNT_MAX && flag == 1'b0)
        key flag <= 1'b1;
    else if(key_dd[1])
        key flag <= 1'b0;
end
```



Output Led

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        led_r <= 4'b0001;
    else if(key_flag)
        led_r <= {led_r[2:0] , led_r[3]};
    else if(key_dd[1] == 1'b1)
        led_r <= led_r;
end

assign led = led_r;
endmodule</pre>
```




Constrints


```
set_property PACKAGE_PIN AM39 [get_ports {led[0]}]
set_property PACKAGE_PIN AN39 [get_ports {led[1]}]
set_property PACKAGE_PIN AR37 [get_ports {led[2]}]
set_property PACKAGE_PIN AT37 [get_ports {led[3]}]
set_property PACKAGE_PIN AR40 [get_ports rst_n]
set_property PACKAGE_PIN E19 [get_ports clk]
set_property PACKAGE_PIN AW40 [get_ports key in]
set property IOSTANDARD LVCMOS18 [get ports {led[3]}]
set property IOSTANDARD LVCMOS18 [get ports {led[2]}]
set property IOSTANDARD LVCMOS18 [get ports {led[1]}]
set property IOSTANDARD LVCMOS18 [get ports {led[0]}]
set property IOSTANDARD LVCMOS18 [get ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports key_in]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
```



設計一個電路,燈號會依照按鍵數入變化,且按鍵按下有防抖動的功能



設計一個電路,燈號會依照按鍵數入變化,且按鍵按下有防抖動的功能



Port define

State define

```
parameter
            CNT_MAX
                         = 40000000 - 1;
                         = 3'b000;
            IDLE
parameter
            BUTTON_UP
                         = 3'b001;
parameter
            JITTER_UP
                         = 3'b010;
parameter
            BUTTON_DOWN
                        = 3'b011;
parameter
                        = 3'b100;
            JITTER_DOWN
parameter
reg [4:0]
            state
reg [1:0]
            key_dd
    [31:0]
            cnt_jitter1
reg
    [31:0]
            cnt_jitter2
            key_flag
reg
reg [3:0]
            led r
```

N_state

```
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        state <= IDLE;</pre>
    case(state)
        IDLE : state = BUTTON_UP;
        BUTTON_UP : begin
             if(key_dd[1] == 1'b0)
                 state <= JITTER UP;</pre>
             else
                 state <= BUTTON UP;</pre>
        end
        JITTER_UP : begin
             if(key_dd[1] == 1'b1)
                 state <= BUTTON_UP;</pre>
             else if(cnt_jitter1 == CNT_MAX)
                 state <= BUTTON DOWN;</pre>
             else
                 state <= JITTER UP;</pre>
        end
```

N_state

```
BUTTON_DOWN : begin
             if(key_dd[1] == 1'b1)
                 state <= JITTER_DOWN;</pre>
             else
                 state <= BUTTON_DOWN;</pre>
        end
        JITTER_DOWN : begin
             if(cnt_jitter2 == CNT_MAX)
                 state <= BUTTON_UP;</pre>
             else if(key_dd[1] == 1'b0)
                 state <= BUTTON_DOWN;</pre>
             else
                 state <= JITTER_DOWN;</pre>
        end
        default : state = IDLE;
    endcase
end
```

Input buffer

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        key_dd <= 'd0;
    else
        key_dd <= {key_dd[0],key_in};
end</pre>
```



Counter UP

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        cnt_jitter1 <= 'd0;
    else if(state == JITTER_UP && key_dd[1] == 1'b0)begin
        if(cnt_jitter1 == CNT_MAX)
            cnt_jitter1 <= 'd0;
        else
            cnt_jitter1 <= cnt_jitter1 + 1'b1;
    end
    else
        cnt_jitter1 <= 'd0;
end</pre>
```

Counter DOWN

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        cnt_jitter2 <= 'd0;
    else if(state == JITTER_DOWN && key_dd[1] == 1'b1)begin
        if(cnt_jitter2 == CNT_MAX)
            cnt_jitter2 <= 'd0;
        else
            cnt_jitter2 <= cnt_jitter2 + 1'b1;
    end
    else
        cnt_jitter2 <= 'd0;
end</pre>
```

```
Flag
```

```
always@(posedge clk or negedge rst_n)begin
   if(~rst_n)
       key_flag <= 'd0;

   else if(cnt_jitter1 == CNT_MAX && state == JITTER_UP)
       key_flag <= 1'b1;
   else if(key_dd[1])
       key_flag <= 1'b0;
end</pre>
```

Output Led

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        led_r <= 4'b0001;
    else if(key_flag)
        led_r <= {led_r[2:0] , led_r[3]};
    else if(key_dd[1] == 1'b1)
        led_r <= led_r;
end

assign led = led_r;
endmodule</pre>
```




Constrints

```
set_property PACKAGE_PIN AM39 [get_ports {led[0]}]
set_property PACKAGE_PIN AN39 [get_ports {led[1]}]
set_property PACKAGE_PIN AR37 [get_ports {led[2]}]
set_property PACKAGE_PIN AT37 [get_ports {led[3]}]
set_property PACKAGE_PIN AR40 [get_ports rst_n]
set_property PACKAGE_PIN E19 [get_ports clk]
set_property PACKAGE_PIN AW40 [get_ports key in]
set property IOSTANDARD LVCMOS18 [get ports {led[3]}]
set property IOSTANDARD LVCMOS18 [get ports {led[2]}]
set property IOSTANDARD LVCMOS18 [get ports {led[1]}]
set property IOSTANDARD LVCMOS18 [get ports {led[0]}]
set property IOSTANDARD LVCMOS18 [get ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports key_in]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
```



Lab5 - PWM

設計一個隨時間變化亮度的呼吸燈



Lab5 - PWM

Port define

```
`timescale 1ns / 1ps
module breath_led(
    input
          wire
                    clk
    input wire
                  rst_n
    output wire
                   led
    );
                                = 20000000 - 1;
    parameter
                CNT_10MS
    parameter
                CNT 2S
                                = 200 - 1;
                CHANGE_TIME
                               = 100 - 1;
    parameter
                                = 5000;
                PWM_OFFSET
    parameter
            [19:0]
                    cnt_10ms;
    reg
            [7:0]
                    cnt_2s;
    reg
    reg
                    pwm;
                    duty_cycle;
            [19:0]
    reg
                    work_flag;
    reg
```

Lab5 - PWM

Counter

```
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        cnt_10ms <= 'd0;
    else if(cnt_10ms == CNT_10MS)
        cnt_10ms <= 'd0;
    else
        cnt_10ms <= cnt_10ms + 1'b1;</pre>
end
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        cnt 2s <= 'd0;
    else if(cnt_10ms == CNT_2S)
        cnt 2s <= 'd0;
    else
        cnt 2s <= cnt 2s + 1'b1;
end
```

Lab5 - PWM

pwm

```
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        work flag <= 1'b0;</pre>
    else if(cnt 2s == CHANGE TIME && cnt 10ms == CNT 10MS)
        work flag <= 1'b1;</pre>
    else if(cnt 2s == CNT 2S \&\& cnt 10ms == CNT 10MS)
        work flag <= 1'b0;</pre>
end
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        duty cycle <= 'd0;</pre>
    else if(work_flag == 1'b0)
        duty cycle <= (cnt 10ms == CNT 10MS) ? duty cycle + PWM OFFSET : duty cycle;</pre>
    else if(work flag == 1'b1)
        duty_cycle <= (cnt_2s == CNT_2S) ? duty_cycle - PWM_OFFSET : duty_cycle;</pre>
end
```

Lab5 - PWM

Output led

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        pwm <= 1'b0;
    else if(cnt_10ms < duty_cycle)
        pwm <= 1'b1;
    else
        pwm <= 1'b0;
    end


assign led = ~pwm;</pre>
```

Lab5 - PWM

Constrints


```
set_property PACKAGE_PIN AM39 [get_ports {led[0]}]
set_property PACKAGE_PIN AR40 [get_ports rst_n]
set_property PACKAGE_PIN E19 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
```

使用PLL IP使三個LED燈以不同頻率亮滅



Lab6 – PLL IP Setting

PLL





Lab6 – PLL IP Setting

PLL

(MHz)	0.000 90 0.000 0.000 0.000	s) Actual 0.000 0.000 0.000 0.000 N/A N/A N/A	Duty Cycle Requested 50.000 50.000 50.000 50.000 50.000	(%) © ©	Actual 50.0 50.0 50.0 N/A	BUFG BUFG BUFG BUFG	
≥ 25.00000≥ 50.00000≥ 100.00000N/AN/AN/A	0.000 0.000 90 0.000 0.000	0.000 0.000 90.000 N/A N/A	50.000 50.000 50.000 50.000 50.000	8	50.0 50.0 50.0	BUFG BUFG	
50.00000 100.00000 N/A N/A N/A	0.000 90 0.000 0.000 0.000	0.000 90.000 N/A N/A	50.000 50.000 50.000 50.000	8	50.0	BUFG BUFG	
100.00000 N/A N/A N/A	90 0.000 0.000 0.000	90.000 N/A N/A	50.000 50.000 50.000		50.0	BUFG	
N/A N/A N/A	0.000 0.000 0.000	N/A N/A	50.000 50.000	⊗			
N/A N/A	0.000	N/A	50.000		N/A	PLIFO	
N/A	0.000					BUFG	
		N/A	50.000		N/A	BUFG	
Clocking Feedback					N/A	BUFG	
@ At	etia Cantral Ca Otia						
Source		Signaling					
Automa	atic Control On-Chip						
O Automa	Automatic Control Off-Chip		O Differential				
O User-C	Controlled On-Chip						
O User-C	Controlled Off-Chip						
0 332	on one						
Reset Type							
	Automa User-C User-C	User-Controlled On-Chip User-Controlled Off-Chip Reset Type	Automatic Control Off-Chip User-Controlled On-Chip User-Controlled Off-Chip	Automatic Control Off-Chip User-Controlled On-Chip User-Controlled Off-Chip	Automatic Control Off-Chip User-Controlled On-Chip User-Controlled Off-Chip Reset Type	Automatic Control Off-Chip User-Controlled On-Chip User-Controlled Off-Chip Reset Type	



Port define

```
`timescale 1ns / 1ps
module pll_test(
    input
                        clk_in1_p
           wire
    input
          wire
                        clk_in1_n
    input wire
                        rst_n
    output reg [2:0]
                       led
    );
    parameter
                CNT_MAX = 200_000_000 - 1;
    reg [27:0]
                timer1
       [27:0]
                timer2
    reg [27:0]
                timer3
                clk_out1
   wire
                clk_out2
   wire
                clk_out3
   wire
                locked
   wire
```

Counter

```
always@(posedge clk_out1 or negedge rst_n)begin
        if(~rst n)
            timer1 <= 'd0;
        else if(locked == 1'b1)
            timer1 <= (timer1 == CNT_MAX) ? 'd0 : timer1 + 1'b1;</pre>
        else
            timer1 <= 'd0;
    end
    always@(posedge clk_out2 or negedge rst_n)begin
        if(~rst n)
            timer2 <= 'd0;
        else if(locked == 1'b1)
            timer2 <= (timer2 == CNT_MAX) ? 'd0 : timer2 + 1'b1;</pre>
        else
            timer2 <= 'd0;
    end
```

Counter

```
always@(posedge clk_out3 or negedge rst_n)begin
    if(~rst_n)
        timer3 <= 'd0;
    else if(locked == 1'b1)
        timer3 <= (timer3 == CNT_MAX) ? 'd0 : timer3 + 1'b1;
    else
        timer3 <= 'd0;
    end</pre>
```

Output Led

```
always@(posedge clk_out1 or negedge rst_n)begin
        if(~rst_n)
            led[0] <= 1'b1;
        else if(timer1 == CNT_MAX)
            led[0] <= ~led[0];
        else
            led[0] <= led[0];</pre>
    end
    always@(posedge clk_out2 or negedge rst_n)begin
        if(~rst n)
            led[1] <= 1'b1;
        else if(timer2 == CNT_MAX)
            led[1] <= ~led[1];
        else
            led[1] <= led[1];
    end
```

Output Led

```
always@(posedge clk_out3 or negedge rst_n)begin
    if(~rst_n)
        led[2] <= 1'b1;
    else if(timer3 == CNT_MAX)
        led[2] <= ~led[2];
    else
        led[2] <= led[2];
    end</pre>
```

PLL IP Inst


```
clk wiz 0 inst clk(
      // Clock out ports
       .clk_out1(clk_out1), // output clk_out1
       .clk_out2(clk_out2), // output clk_out2
       .clk_out3(clk_out3), // output clk_out3
      // Status and control signals
       .reset(reset), // input reset
      // Clock in ports
       .clk_in1_p(clk_in1_p), // input clk_in1_p
       .clk_in1_n(clk_in1_n) // input clk_in1_n
);
```

endmodule

Constrints


```
set_property PACKAGE_PIN AM39 [get_ports {led[0]}]
set_property PACKAGE_PIN AN39 [get_ports {led[1]}]
set_property PACKAGE_PIN AR37 [get_ports {led[2]}]
set_property PACKAGE_PIN AT37 [get_ports {led[3]}]
set_property PACKAGE_PIN AR40 [get_ports rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports {led[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
set_property BOARD_PART_PIN {clk_p} [get_ports clk_in1_p]
set_property BOARD_PART_PIN {clk_n} [get_ports clk_in1_n]
```

對FIFO IP做資料寫入並從FIFO讀取資料



Lab7 - RAM IP Setting


RAM





Lab7 - RAM IP Setting


RAM





Lab7 – RAM IP Setting

RAM



Port define

paramet	er	MAX	=	256	-	1;	
reg			wr	_ran	าa_	en	;
reg			wr	_ran	າb_	en	;
reg	[7:0]		wr	_add	lr_	_a	;
reg	[7:0]		rc	l_add	lr_	_a	;
wire	[7:0]		di	.n_a			;
wire	[7:0]		dc	out_a	1		;
reg	[7:0]		wr	_add	lr_	b	;
reg	[7:0]		rc	l_add	lr_	b	;
wire	[7:0]		di	.n_b			•
wire	[7:0]		dc	out_b)		•
reg			wr	_ran	ia_	dd	;

Ram Enable

```
always@(posedge clk or negedge rst_n)begin
    if(rst_n == 1'b0)
        wr_rama_en <= 1'b0;</pre>
    else if((wr_addr_b == MAX) && (wr_rama_en == 1'b0))
        wr_rama_en <= 1'b1;
    else if((wr_addr_a == MAX) && (wr_rama_en == 1'b1))
        wr_rama_en <= 1'b0;</pre>
    else
        wr_rama_en <= wr_rama_en;</pre>
end
always@(*)begin
    wr_ramb_en <= ~wr_rama_en;</pre>
end
```

Ram_a Read & Write always@(posedge clk or negedge rst_n)begin if(~rst n) wr_addr_a <= 'd0;</pre> else if(wr_rama_en) wr_addr_a <= (wr_addr_a == MAX) ? 'd0 : wr_addr_a + 1'b1;</pre> else wr_addr_a <= 'd0;</pre> end assign din a = wr addr a; always@(posedge clk or negedge rst_n)begin if(~rst n) rd_addr_a <= 'd0; else if(wr_rama_en) rd_addr_a <= (rd_addr_a == MAX) ? 'd0 : rd_addr_a + 1'b1; else rd addr a <= 'd0;

Ram_b Read & Write

```
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        wr_addr_b <= 'd0;</pre>
    else if(wr ramb en)
        wr_addr_b <= (wr_addr_b == MAX) ? 'd0 : wr_addr_b + 1'b1;</pre>
    else
        wr_addr_b <= 'd0;</pre>
end
assign din b = wr addr b;
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        rd_addr_b <= 'd0;
    else if(wr_ramb_en)
        rd_addr_b <= (rd_addr_b == MAX) ? 'd0 : rd_addr_b + 1'b1;
    else
        rd_addr_b <= 'd0;
```

Ram Inst

```
ram ram a (
 .clka(clk), // input wire clka
 .addra(wr addr a), // input wire [7 : 0] addra
 .dina(din a),  // input wire [7 : 0] dina
 .clkb(clk), // input wire clkb
 .addrb(rd_addr_a), // input wire [7 : 0] addrb
 .doutb(dout a) // output wire [7 : 0] doutb
ram ram b (
 .clka(clk), // input wire clka
 .addra(wr addr b), // input wire [7 : 0] addra
 .dina(din b), // input wire [7 : 0] dina
 .clkb(clk), // input wire clkb
 .addrb(rd_addr_b), // input wire [7 : 0] addrb
 .doutb(dout b) // output wire [7 : 0] doutb
```

Output

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        wr_rama_dd <= 1'b0;</pre>
    else
        wr_rama_dd <= wr_rama_en;</pre>
end
always@(*)begin
    if(wr_rama_dd)
        rd_data = dout_b;
    else
        rd_data = dout_a;
end
endmodule
```


tb port define & inst

```
`timescale 1ns / 1ps
module tb_ram_pp();
parameter MAX = 256 - 1;
           clk;
reg
           rst_n;
reg
wire [7:0] rd_data;
ram_pp #(
    .MAX(MAX))
inst_ram_pp(
    .clk(clk),
    .rst_n(rst_n),
    .rd_data(rd_data));
```


```
tb initial block
initial begin
    clk = 1;
    forever#(10) clk = ~clk;
end

initial begin
    rst_n <= 0;
    #200
    rst_n <= 1;
end
endmodule</pre>
```

Simulation




對FIFO IP做資料寫入並從FIFO讀取資料



Lab8 – FIFO IP Setting

FIFO



Lab8 – FIFO IP Setting


FIFO

Basi	c Native	Ports	Status Flags	Data Counts	Summary			
Read Mode					1			
Data	Standa		First Word Fal	l Through				
	Write Width	8	(3 1,2,3,1024				
	Write Depth	256	~	Actual Write [Depth: 257			
	Read Width	8	~	•				
	Read Depth	256		Actual Read [Depth: 257			
ECC	C, Output R	egister ar	nd Power Gating) Options		,		
	_ ECC		Hard ECC		~	Single Bit Error Injection	Double Bit Error Injection	
	ECC Pi	peline Reg	ı			Dynamic Power Gating		
	Output	Registers				Embedded Registers	~	
Initi	alization							
	Reset P	'in	✓ Enable Res	set Synchronizati	on Ena	ole Safety Circuit		
	Reset Type		Asynchronous	s Reset	~			
	Full Flags F	Reset Value	0	4	~			
	Dout Re	eset Value	Previous dout '	/alue				
Rea	d Latency : ()						



Lab8 – FIFO IP Setting

FIFO



Port define

```
`timescale 1ns / 1ps
module fifo_test(
    input wire clk ,
    input wire rst_n ,
    output wire [7:0] data_out
    );
```

```
parameter
            MAX
                              256-1;
             RD_START
                              128-1;
parameter
                  wr_en
reg
                  wr_flag
reg
      [8:0]
                  wr_cnt;
reg
      [7:0]
                  wr_data
reg
wire
                  full, empty
                  rd_en
reg
                  rd_start
reg
      [7:0]
                  rd_data
wire
```

Counter

```
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        wr_cnt <= 1'b0;
    else if(wr_flag)
        wr_cnt <= (wr_cnt == MAX) ? 'd0 : wr_cnt + 1'b1;
    else
        wr_cnt <= 'd0;
end</pre>
```

```
Flag
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        wr_flag <= 1'b1;
    else if(wr_cnt == MAX && wr_flag == 1'b1)
        wr_flag <= 1'b0;
    else if(empty == 1'b1)
        wr_flag <= 1'b1;
    else
        wr_flag <= wr_flag;</pre>
end
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        wr en <= 1'b0;
    else
        wr_en <= wr_flag;
end
```

```
Write_Data
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        wr_data <= 'd0;
    else
        wr_data <= wr_cnt;
end</pre>
```

```
Read_Data
always@(posedge clk or negedge rst_n)begin
    if(~rst_n)
        rd start <= 1'b0;
    else if(wr_cnt == RD_START)
        rd_start <= 1'b1;
    else
        rd_start <= 1'b0;
end
always@(posedge clk or negedge rst_n)begin
    if(~rst n)
        rd_en <= 1'b0;
    else if(rd_start)
        rd_en <= 1'b1;
    else if(empty)
        rd en <= 1'b0;
end
```

FIFO Inst

```
asfifo_wr256x8_rd256x8 fifo_inst (
   .wr_clk(clk), // input wire wr_clk
   .rd_clk(clk), // input wire rd_clk
   .din(wr_data), // input wire [7 : 0] din
   .wr_en(wr_en), // input wire wr_en
   .rd_en(rd_en), // input wire rd_en
   .dout(rd_data), // output wire [7 : 0] dout
   .full(full), // output wire full
   .empty(empty) // output wire empty
);
```


Lab8 - FIFO

tb port define & inst


```
`timescale 1ns / 1ps
module tb_fifo_test();
   parameter
              MAX
                              256-1;
   parameter RD_START
                             128-1;
                       =
   reg clk
   reg rst n
   wire [7:0] data_out ;
   fifo_test#(
       .MAX(MAX),
       .RD_START(RD_START))
   inst_fifo_test(
       .clk(clk),
       .rst_n(rst_n),
       .data_out(data_out));
```

Lab8 - FIFO


Simulation



輸出固定的VGA影像



PLL





Lab9 – VGA

PLL

Output Clock Port Name		Output Freq (MHz)		Phase (degrees)	Phase (degrees)		Duty Cycle (%)	
diput Clock	roit Name	Requested	Actual	Requested	Actual	Requested	Actual	Drive
clk_out1	clk_out1 🛇	9.000 @	9.00000	0.000	0.000	50.000	50.0	BUF
clk_out2	clk_out2	100.000	N/A	0.000	N/A	50.000	N/A	BUF
clk_out3	clk_out3	100.000	N/A	0.000	N/A	50.000	N/A	BUF
clk_out4	clk_out4	100.000	N/A	0.000	N/A	50.000	N/A	BUF
clk_out5	clk_out5	100.000	N/A	0.000	N/A	50.000	N/A	BUF
clk_out6	clk_out6	100.000	N/A	0.000	N/A	50.000	N/A	BUF
clk_out7	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUF
Output Cloc	[]	e Number	Source		Signaling			
Output Cloc	k Sequenc	e Number		atic Control On-Chip		e-ended		
-	[]	e Number	Automa	atic Control On-Chip	Single	e-ended		
clk_out1	1	e Number	Automa Automa	atic Control Off-Chip	Single	e-ended rential		
clk_out1	1	e Number	Automa Automa User-C	atic Control Off-Chip	Single			
clk_out1 clk_out2 clk_out3	1 1 1	e Number	Automa Automa User-C	atic Control Off-Chip	Single			
clk_out1 clk_out2 clk_out3 clk_out4	1 1 1 1	e Number	Automa Automa User-C	atic Control Off-Chip	Single			



Port define

```
`timescale 1ns / 1ps
module vga_shift(
input wire
                    clk
                    rst_n
input wire
output wire
                    vpg_pclk
                    vpg_de
output reg
output wire
                    vpg_disp
                    vpg_hs
output reg
output reg
                    vpg_vs
output reg [23:0]
                    rgb
    );
wire
            rst
     [12:0] cnt_h
reg
     [12:0]
           cnt v
reg
     [11:0]
reg
            flag_x
reg
     [11:0] y
reg
            flag_y
reg
            locked1 ;
wire
```

Parameter

```
parameter
           H TOTAL = 525 - 1
           H SYNC = 41 - 1
parameter
           H START = 43 - 1
parameter
           H END = 523 - 1
parameter
           V_TOTAL = 286 - 1
parameter
           V SYNC = 10 - 1
parameter
           V START = 12 - 1
parameter
           V END = 284 - 1
parameter
           SQUARE_X = 150
parameter
           SQUARE_Y = 150
parameter
            SCREEN X = 480
parameter
            SCREEN Y = 272
parameter
```

```
CLK Inst
assign vpg_disp = 1'b1;
assign rst = ~rst_n;
clock instance_name
   // Clock out ports
   .clk_out1(vpg_pclk), // output clk_out1
   // Status and control signals
   .reset(rst), // input reset
   // Clock in ports
   .clk_in1(clk) // input clk_in1
```

Counter

```
always@(posedge vpg_pclk)begin
    if(rst)
        cnt_h <= 'd0;
    else if(cnt_h == H_TOTAL)
        cnt_h <= 'd0;
    else
        cnt_h <= cnt_h + 1'b1;</pre>
end
always@(posedge vpg_pclk)begin
   if(rst)
        cnt v <= 'd0;
    else if(cnt_v == V_TOTAL && cnt_h == H_TOTAL)
        cnt_v <= 'd0;
    else if(cnt_h == H_TOTAL)
        cnt v <= cnt v + 1'b1;
end
```

```
H & V Sync Flag
always@(posedge vpg_pclk)begin
    if(rst)
        vpg_hs <= 1'b1;
    else if(cnt_h == H_TOTAL)
        vpg_hs <= 1'b1;
    else if(cnt_h == H_TOTAL)
        vpg_hs <= 1'b0;
end</pre>
```

```
always@(posedge vpg_pclk)begin
    if(rst)
        vpg_vs <= 1'b1;
    else if(cnt_v == V_TOTAL && cnt_h == H_TOTAL)
        vpg_vs <= 1'b1;
    else if(cnt_v == V_SYNC && cnt_h == H_TOTAL)
        vpg_vs <= 1'b0;
end</pre>
```

VGA Enable Signal

```
always@(posedge vpg_pclk)begin
    if(rst)
        vpg_de <= 1'b1;
    else if((cnt_h >= H_START) && (cnt_h < H_END) && (cnt_v >= V_START) && (cnt_v < V_END))
        vpg_de <= 1'b1;
    else
        vpg_de <= 1'b0;
end</pre>
```

Output Video X-axis


```
always@(posedge vpg_pclk)begin
   if(rst)
       x <= 'd0;
   else if(flag x == 1'b0 && cnt v == V_TOTAL && cnt_h == H_TOTAL)
        x <= x + 1'b1;
   else if(flag x == 1'b1 && cnt v == V TOTAL && cnt_h == H_TOTAL)
       x <= x - 1'b1;
end
always@(posedge vpg pclk)begin
   if(rst)
       flag_x <= 1'b0;
   else if(flag_x == 1'b0 && cnt_v == V_TOTAL && cnt_h == H_TOTAL && x ==(H_END - H_START - SQUARE_X - 1'b1))
       flag x <= 1'b1;
   else if(flag x == 1'b1 && cnt v == V TOTAL && cnt h == H TOTAL)
       flag x <= 1'b0;
end
```

Output Video Y-axis


```
always@(posedge vpg_pclk)begin
   if(rst)
        y <= 'd0;
   else if(flag y == 1'b0 && cnt v == V_TOTAL && cnt_h == H_TOTAL)
        y <= y + 1'b1;
   else if(flag y == 1'b1 && cnt v == V TOTAL && cnt h == H TOTAL)
       y \le y - 1'b1;
end
always@(posedge vpg pclk)begin
   if(rst)
       flag y <= 1'b0;
   else if(flag_y == 1'b0 && cnt_v == V_TOTAL && cnt_h == H_TOTAL && y ==(V_END - V_START - SQUARE_Y - 1'b1))
        flag y <= 1'b1;
   else if(flag y == 1'b1 && cnt v == V TOTAL && cnt h == H TOTAL && y == 'd1)
        flag y <= 1'b0;
end
```

Output RGB Block

```
always@(posedge vpg_pclk)begin
    if(rst)
        rgb <= 'd0;
    else if(cnt_h >= H_START+x && cnt_h <= H_START+SQUARE_X+x && cnt_v >= V_START+y && cnt_v <= V_START+SQUARE_Y+y)
        rgb <= 24'hFFB6C1;
    else if(cnt_h >= H_START && cnt_h < H_END && cnt_v >= V_START && cnt_v <= V_END && cnt_h[4:0] >= 'd20)
        rgb <= 24'h00FF00;
    else if(cnt_h>=H_START && cnt_h<H_END && cnt_v>=V_START && cnt_v<=V_END && (cnt_h[4:0]>='d10 && cnt_h[2:0]<'d20))
        rgb <= 24'h0000FF;
    else if(cnt_h >= H_START && cnt_h < H_END && cnt_v >= V_START && cnt_v <= V_END && cnt_h[4:0] < 'd10)
        rgb <= 24'hFF0000;
    else
        rgb <= 'd0;
end
endmodule</pre>
```



用Matlab製作FIR LPF (生成fir.coe)




用Matlab製作FIR LPF (生成sin.coe)

```
width = 8;
depth = 1024;
x = linspace(0,2*pi,depth);
y_sin = sin(x);
y_sin = round(y_sin*(2^(width-1)-1))+2^(width-1)-1;
fid=fopen('~sin.coe','w');
fprintf(fid,'%d,\n',y_sin);
fclose(fid);
```

%rom位寬 %rom深度 %一周期1024採樣點 %生成餘弦數據 %將餘弦數據化整


%創建.coe文件 %寫入文件 %關閉文件

FIR IP Setting






FIR IP Setting







FIR IP Setting

























Clock IP Setting





Clock IP Setting





Port define

```
`timescale 1ns / 1ps
module fir_top(
    input clk,
    input rst_n,
    input [1:0] rom_sel,
    output [7:0] douta,
    output [7:0] fir_out_data
    );
                clk_1;
    wire
   wire
                clk_2;
                clk_3;
   wire
                clk_10m;
   wire
    wire
                clk rom;
    reg [9:0]
                addra;
               fir_in_data;
    wire [7:0]
```

clock

```
assign clk_rom = (rom_sel == 0)?clk_1:((rom_sel == 1)?clk_2 : clk_3);
clk_wiz_0 clk_inst
   // Clock out ports
   .clk_out1(clk_1), // output clk_out1
   .clk_out2(clk_2), // output clk_out2
   .clk_out3(clk_3), // output clk_out3
   .clk out4(clk 10m), // output clk out4
   // Status and control signals
    .resetn(rst n), // input resetn
   .locked(), // output locked
  // Clock in ports
    .clk in1(clk)
```

Rom

```
always@(posedge clk_rom or negedge rst_n)begin
   if(~rst_n)
       addra <= 'd0;
   else
       addra <= addra + 1'b1;
end
blk_mem_gen_0 rom_inst (
  .clka(clk_rom), // input wire clka
  .ena(1'b1),  // input wire ena
  .addra(addra), // input wire [9 : 0] addra
  .douta(douta) // output wire [7 : 0] douta
```




```
Tb_fir
`timescale 1ns / 1ps
module fit_top_tb();
           clk;
reg
           rst_n;
reg
     [1:0] rom_sel;
reg
wire [7:0] douta;
wire [7:0] fir_out_data;
initial clk = 0;
always#10 clk = \simclk;
fir_top fir_top_inst(
    .clk(clk),
    .rst_n(rst_n),
    .rom_sel(rom_sel),
    .douta(douta),
    .fir_out_data(fir_out_data)
);
```

```
Tb_fir
initial begin
    rst_n = 0;
    rom_sel = 0;
    #200;
    rst_n = 1'b1;
    #200000;
    rom_sel = 1;
    #200000;
    rom_sel = 2;
    #200000;
    $stop;
end
```

endmodule



Simulation



#