



JOINT INSTITUTE
交大密西根学院

ECE3110J/VE311 Electronic Circuits

BJT Circuit

Microelectronic Circuit Design, Chapter 13


Fundamentals of Microelectronics, Chapter 5

Yuljae Cho, *PhD*
Associate Professor
Joint Institute, SJTU






Input and Output Impedances of BJT

We have seen operation mechanisms and parameters of BJT physics. In addition to those, the **input and output (I/O) impedances** of an amplifier play a critical role in its capability to interface with preceding and following stages.



The input (output) impedance is measured between the input (output) nodes of the circuit while **all independent sources in the circuit are set to zero**. The method involves applying a voltage source to the two nodes of interest, measuring the resulting current, and defining v_x/i_x as the impedance.

Example 1 Assuming that the BJT operates in the forward active region, determine the input impedance seen looking into the base. Please consider the **Early effect**.



$$R_{in} = r_{\pi}$$



$$-v_X + r_{\pi} i_X = 0$$

$$\frac{v_X}{i_X} = r_{\pi}$$

by KVL, $-v_X + i_X r_{\pi} = 0$

$$\frac{v_X}{i_X} = r_{\pi}$$

Example 2 Assuming that the BJT operates in the forward active region, determine the impedance seen into the collector of Q_1 . Please consider the **Early effect**.





$$R_{out} = r_o$$

By KCL, $i_X = \frac{V_X}{r_o} + g_m v_\pi$ where $v_\pi = 0$

$$\text{Thus, } \frac{V_X}{i_X} = r_o$$

Example 3 Assuming that the BJT operates in the forward active region, determine the impedance seen at the emitter. Please **neglect the Early effect** for simplicity.



KCL.
node ①

$$i_x + \frac{v_\pi}{r_\pi} + g_m v_\pi = 0.$$

$$i_x - \frac{v_x}{r_\pi} - g_m v_x = 0$$

$$r_\pi = \beta / g_m$$

$$\left(\frac{1}{r_\pi} + g_m \right) v_x = i_x$$

$$R_{out} = \frac{v_x}{i_x} = \frac{1}{\frac{1}{r_\pi} + g_m} \approx \frac{1}{g_m}$$


KVL: $-v_x - v_\pi = 0$

$v_\pi = -v_x$

By KCL, $-i_x = \frac{v_\pi}{r_\pi} + g_m v_\pi$

By KVL, $v_\pi = -v_x$

Thus, $\frac{v_x}{i_x} = \frac{1}{\frac{1}{r_\pi} + g_m}$




The three examples provide three important rules.

- (1) Looking into **the base**, we see r_π if the emitter is (ac) grounded.
- (2) Looking into **the collector**, we see r_o if the emitter is (ac) grounded.
- (3) Looking into **the emitter**, we see $\frac{1}{g_m}$ if the base is (ac) grounded and the Early effect is neglected.


$$\frac{1}{r_\pi + g_m}$$

DC and Small-Signal Analysis



How to analyze a BJT circuit? (1) we determine the **effect of constant voltages and currents while signal sources are set to zero**; (2) we analyze the response to signal sources while **constant sources are set to zero**, i.e. ground all constant voltage sources and open all constant current sources while constructing the small-signal equivalent circuit.

*Circuit drawing




We will employ some **simplified notations** and symbols. Illustrated in Figure above is an example where the battery serving as the supply voltage is replaced with a **horizontal bar** labeled V_{CC} . Also, the input voltage source is simplified to **one node** called V_{in} , with the understanding that the other node is ground.

Operating Point Analysis and Design

Before we study BJTs' amplifier topologies, we begin with the **DC analysis and design of BJT stages**, developing skills to determine the **terminal voltages and currents** and obtain the conditions that ensure **biasing in the (forward) active mode**.

Simple biasing



$$\text{By KVL, } R_B I_B + V_{BE} = V_{CC} \rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$


$$\text{As } I_C = \beta I_B = \beta \frac{V_{CC} - V_{BE}}{R_B}$$

$$\text{By KVL, } V_Y = V_{CE} = V_{CC} - R_C I_C = V_{CC} - \beta \frac{V_{CC} - V_{BE}}{R_B} R_C$$

$$V_{CE} \geq V_{BE}$$

To avoid an operation of BJT in a saturation mode, V_{CE} needs to remain above the base voltage, i.e. $V_{CE} = V_{CC} - \beta \frac{V_{CC} - V_{BE}}{R_B} R_C > V_{BE}$

Example 4 For the circuit below, determine the collector bias current. Assume $V_T = 0.025$ V, $\beta = 100$ and $I_S = 10^{-17}$ A. Verify that Q_1 operates **in the forward active region**. Use $V_{BE} = 800$ mV as the trial voltage at first.



$$-2.5 + R_B I_B + V_{BE} = 0$$

\downarrow
100 k Ω

$$I_B = 17 \mu A$$

$$I_C = \beta I_B = 1.7 \text{ mA}$$

$$I_C = I_S \left[\exp\left(\frac{V_{BE}}{V_T}\right) - 1 \right] = 1.7 \text{ mA}$$

$$V_{R_C} = 1 \text{ k} \times 1.7 \text{ mA} = 1.7 \text{ V}$$

$$V_{BE}$$


$$V_{CE} = 0$$

$$I_C = I_S a, V_T = 1.7 \text{ V}, I_B = \frac{I_C}{\beta}$$

$$V_{CE} =$$

Biasing with Emitter Degeneration

Resistor R_E appears in series with the emitter, thereby lowering the sensitivity to V_{BE} , called emitter degeneration.




Neglecting I_B as is 1% of I_C generally, $V_{BE} = V_X - V_P$.

$$V_B = V_X = \frac{R_2}{R_1 + R_2} V_{CC}, \text{ and } V_P = V_X - V_{BE}$$
$$I_E = \frac{V_P}{R_E} = \frac{1}{R_E} \left(\frac{R_2}{R_1 + R_2} V_{CC} - V_{BE} \right) \approx I_C$$


ideal BJT $I_E \approx I_C$.

Example 5 Calculate the bias currents in the circuit below and verify that Q_1 operates **in the forward active region**. I_B can be neglected. Assume $\beta = 100$ and $I_S = 5 \times 10^{-17}$ A. Use $V_{BE} = 0.8$ V as the initial guess. $V_T = 0.025$ V.



Self-Biased Stage

Another biasing scheme commonly used in discrete and integrated circuits is a **self-biased stage**, because I_B and V_B are provided from the collector, this stage exhibits many interesting and useful attributes.



$$V_Y = V_{CC} - R_C I_C$$


$$V_Y = R_B I_B + V_{BE} = \frac{R_B I_C}{\beta} + V_{BE}$$

$$\rightarrow V_{CC} - R_C I_C = \frac{R_B I_C}{\beta} + V_{BE}$$

$$I_C = \frac{V_{CC} - V_{BE}}{R_C + R_B / \beta}$$


V_B is always lower than V_C as $V_X = V_Y - I_B R_B$. The self-biasing guarantees that **Q_1 operates in the active mode** regardless of device and circuit parameters.

Common-Emitter (C-E) Amplifier



If the input signal is applied to base (B) and the output signal is sensed at the collector (C), the circuit is called a **common-emitter (C-E) stage**, i.e. **emitter (E) is grounded and appears in common to the input and output.**

Without Early Effect



***Recall:** Ground all constant voltage sources and open all constant current sources for small signal model.

By KCL: $-g_m v_{\pi} = v_{out}/R_C$ where $v_{in} = v_{\pi}$


Thus, $-g_m v_{in} = v_{out}/R_C$

$v_{out}/v_{in} = A_v = -g_m R_C$

Interesting and important properties of the CE stage:


- (1) The small-signal gain is negative, i.e. $V_{BE} \uparrow$ and $I_C \uparrow$ lower V_{out} .
- (2) A_v is proportional to g_m and the collector resistor R_C .
- (3) The voltage gain of the stage is limited by the supply voltage.

$|A_v| = g_m R_C \rightarrow \frac{I_C R_C}{V_T}$ ($g_m = I_C / V_T$) and $I_C R_C$ indicates the voltage drops at the collector resistor R_C . Because $I_C R_C < V_{CC}$, $|A_v| < \frac{V_{CC}}{V_T}$. Finally, as the BJT is in the active region, we can say that , $|A_v| < \frac{V_{CC} - V_{BE}}{V_T}$




Input and Output Impedances of CE stage

R_{In}



By KVL: $-v_X + i_X r_\pi = 0$
 $\rightarrow v_X / i_X = r_\pi = \frac{\beta}{g_m} = \frac{\beta V_T}{I_C}$

R_{Out}



$v_X / i_X = R_C$

Example 7 Design a CE core with $V_{CC} = 1.8 \text{ V}$, $V_{BE} = 800 \text{ mV}$, and a power budget $P (I_C \cdot V_{CC})$ of 1 mW while achieving maximum voltage gain. Use $V_T = 0.026$.

$$P = 1 \text{ mW} = I_C \times V_{CC}$$

$$I_C = \frac{1 \text{ mW}}{1.8 \text{ V}} = \underline{0.556 \text{ mA}}$$


$$V_{CE} \geq V_{BE}$$

$$V_{CC} - R_C I_C = V_{CE} \geq 800 \text{ mV}$$

$$1.8 - R_C \times 0.556 \text{ mA} \geq 0.8 \text{ V}$$


$$R_C \leq 1.8 \text{ k}\Omega$$

$$A_v = -g_m R_C$$



With Early Effect

$A_v = -g_m R_C$ suggests that **the voltage gain of the CE stage can be increased indefinitely if $R_C \rightarrow \infty$** while g_m remains constant. This trend appears valid if V_{CC} is also raised to ensure the BJT remains in the active mode. However, in reality, **the Early effect limits the voltage gain** even if R_C approaches infinity.



As r_o appears in parallel with R_C , $v_{in}/v_{out} = A_v = -g_m(R_C \parallel r_o)$

Similarly, R_{out} is $R_C \parallel r_o$

R_{in} remains the same as r_{π}

$$\Rightarrow -g_m r_o.$$

$$g_m v_{\pi} + \frac{v_{out}}{r_o} + \frac{v_{out}}{R_C} = 0 \quad A_v = \frac{v_{out}}{v_{in}} = \frac{g_m}{\frac{1}{R_C} + \frac{1}{r_o}} = -g_m(R_C \parallel r_o)$$

If $R_C \rightarrow \infty$ then **the gain $A_v = -g_m r_O$** . This emphasizes that no external device loads in the circuit, and **$g_m r_O$ represents the maximum voltage gain** provided by a single BJT, which is called as the **intrinsic gain**.

By substituting g_m with I_C/V_T and $r_O = V_A/I_C$, $|A_v| = \frac{V_A}{V_T}$

Example 8 The circuit below is biased with I_C of 1 mA, $V_T = 0.025$ V and $R_C = 1$ k Ω . If $\beta = 100$ and $V_A = 10$ V, determine the small-signal voltage gain and I/O impedances.

Include Early effect

$$A_v = -g_m (R_C \parallel r_o)$$


$$R_{out} = R_C \parallel r_o$$

$$R_{in} = r_{\pi}$$

$$g_m = I_C / V_T = 1 / 0.025$$



$$r_o = V_A / I_C = 10 \text{ k}\Omega$$

$$r_{\pi} = \beta / g_m = 100 / 1 / 0.025$$



CE Stage With Emitter Degeneration (Without Early Effect)


Emitter degeneration has a resistor R_E which appears in series with the emitter. This technique **improves the linearity of the circuit**.



When the input signal raises the base voltage by ΔV

If $R_E = 0$, then V_{BE} would also increase by ΔV , producing a I_C change of $g_m \Delta V$.

With $R_E \neq 0$, some fraction of ΔV appears across R_E , thus leaving a voltage change across the BE junction that is less than ΔV . Consequently, the I_C change is also less than $g_m \Delta V$.



By KCL, $-g_m v_\pi = v_{out}/R_C \rightarrow v_\pi = -v_{out}/g_m R_C$

Current through $R_E = v_\pi/r_\pi + g_m v_\pi$

By KVL: $-v_{in} + v_\pi + v_{R_E} = 0$ where $v_{R_E} = (v_\pi/r_\pi + g_m v_\pi)R_E$

Thus, $v_{in} = v_\pi + (v_\pi/r_\pi + g_m v_\pi)R_E = v_\pi [1 + (1/r_\pi + g_m)R_E]$

$$\frac{v_{out}}{v_{in}} = - \frac{g_m R_C R_{out}}{1 + (1/r_\pi + g_m)R_E}$$

$$\frac{v_{out}}{v_{in}} = - \frac{g_m R_C}{1 + \left(\frac{1}{\cancel{r_{\pi}}} + g_m \right) R_E}$$

$$g_m \quad r_{\pi} = \beta / g_m$$

$$1/r_{\pi} = g_m / \beta > 100$$



The magnitude of the voltage gain is lower than $g_m R_C$ for $R_E \neq 0$

With $\beta \gg 1$ (generally 100), $g_m \gg 1/r_{\pi} = g_m / \beta$ ($r_{\pi} = \beta / g_m$)

$$A_v = - \frac{g_m R_C}{1 + g_m R_E} \rightarrow \text{The gain falls by the factor of } 1 + g_m R_E$$

The voltage gain of the degenerated stage is lower than that of the CE core with no degeneration. **The reduction in gain is incurred to improve other aspects of the performance.**

CE Stage With Emitter Degeneration-Input and Output Impedance




$$v_\pi = r_\pi i_x$$

Current through R_E is $i_x + g_m v_\pi = i_x + g_m r_\pi i_x = (1 + \beta) i_x$ as $r_\pi = \beta / g_m$

KVL $v_x = r_\pi i_x + R_E (1 + \beta) i_x$ and thus $R_{in} = v_x / i_x = r_\pi + (\beta + 1) R_E$

$$v_x / i_x = R_{in}$$


Emitter degeneration **increases the input impedance**—Any impedance tied between the emitter and ground is **multiplied by $\beta+1$** when ‘seen from the base’.



$v_\pi = 0$, all i_X flows through R_C and thus $R_{out} = R_C$

The emitter degeneration **does not alter** R_{out} if the Early effect is neglected.



Example 9 Determine the voltage gain of the stage shown below. No Early effect.



Voltage gain of CE stage with emitter degeneration

$$A_v = -\frac{g_m R_C}{1 + g_m R_E} = -\frac{R_C}{1/g_m + R_E \parallel r_{\pi 2}}.$$

Effect of Transistor Output Resistance with Early Effect



$$v_\pi = -i_x(R_E \parallel r_\pi)$$

~~$i_x = g_m v_\pi + v_x/r_o$~~ or a current through r_o is $i_x - g_m v_\pi$


By KVL: $-v_x + r_o(i_x - g_m v_\pi) - v_\pi = 0 \rightarrow v_x = r_o[i_x + g_m i_x(R_E \parallel r_\pi)] + i_x(R_E \parallel r_\pi)$

$$R_{out} = v_x/i_x = r_o[1 + g_m(R_E \parallel r_\pi)] + (R_E \parallel r_\pi) \rightarrow r_o + (g_m r_o + 1)(R_E \parallel r_\pi)$$

$$R_{out} \approx r_o[1 + g_m(R_E \parallel r_\pi)] \text{ as } g_m r_o \gg 1 \text{ (intrinsic gain)}$$

Increase in the output impedance r_o produces amplifiers with a higher gain.

Example 10 Determine the **output resistance** of the circuit below. With Early Effect.




Single stage $R_{out} \approx r_o[1 + g_m(R_E \parallel r_\pi)]$



Thus, $R_{out} \approx r_{o1}[1 + g_{m1}(r_{o2} \parallel r_{\pi1})]$

Example 11 Determine the **input** of the circuit below. There is no Early Effect.

R



$R_{ep} \Rightarrow$



$$i_x = g_{m2} V_{\pi 2} + \frac{V_{\pi 2}}{r_{\pi 2}} \Rightarrow i_x = \left(g_{m2} + \frac{1}{r_{\pi 2}} \right) V_x$$


$$V_x = V_{\pi 2}$$

$$R_{ep} = \frac{V_x}{i_x} = \frac{1}{\frac{1}{r_{\pi 2}} + g_{m2}} = r_{\pi 2} \parallel \frac{1}{g_{m2}}$$

$$R_{in} = r_{\pi} + (1 + \beta)(r_{\pi 2} \parallel \frac{1}{g_{m2}})$$


Coupling capacitor

A student constructed the circuit shown below to **amplify the signal** produced by a microphone with a small low-frequency resistance of $100\ \Omega$. Unfortunately, Q_1 carries no current, failing to amplify.



$$V_X = \frac{100\ \Omega}{100\text{ k}\Omega + 100\ \Omega} \times 2.5\text{ V}$$
$$\approx 2.5\text{ mV}.$$


Too small bias




With DC bias, no interference of microphone to bias point of Q_1

Since only the signal generated by the microphone is of interest, a **series capacitor** can be inserted so as to **isolate the dc biasing of the amplifier from the microphone**.

The bias point of Q_1 remains independent of the resistance of the microphone because **C_1 carries no bias current (DC Open)**. The value of C_1 is chosen so that it provides a relatively low impedance for the frequencies of interest (**AC Short**). C_1 is a **coupling capacitor** and the input of this stage is **ac-coupled** or **capacitively coupled**.



Simplified stage under DC bias




Simplified stage under small-signal


By the small-signal analysis, we get

$$\frac{v_{out}}{v_{in}} = -g_m (R_C \parallel r_o) < 1$$

$R_{in2} = r_\pi \parallel R_B$ Bias resistor R_B negligibly impacts the performance of the stage

$R_{out} = R_C \parallel r_o$, or we can say simply R_C





The student now improved the circuit as above and applied ac coupling to the output as well. The collector bias voltage is 1.5 V and Q_1 is in the active region. However, the student still observes no gain in the circuit. $I_S = 5 \times 10^{-17} \text{ A}$ and $V_A = \infty$.

$$V_T = 0.026 \text{ V}$$

What is V_{BE} , I_B , β , and A_v of the transistor?

$$I_C = \frac{2.5 - 1.5}{1\text{k}} = 1\text{mA} = I_S \left[\exp\left(\frac{V_{BE}}{V_T}\right) - 1 \right], \quad V_T = 0.026 \text{ V}.$$


$$\Rightarrow V_{BE} = 0.796 \text{ V}.$$


$$2.5 - R_B I_B = V_{BE} \Rightarrow I_B = 17 \mu\text{A}.$$

$$\beta = I_C / I_B = 59$$

$$A_v = \left| g_m (R_C \parallel R_{sp}) \right| \quad g_m = \frac{I_C}{V_T} = 0.038 \dots$$

$$= 0.038 \dots \times 8 = 0.30$$







The student now improved the circuit as above and applied ac coupling to the output as well. The collector bias voltage is 1.5 V and Q_1 is in the active region. However, the student still observes no gain in the circuit. $I_S = 5 \times 10^{-17} \text{ A}$ and $V_A = \infty$.

$$V_T = 0.026 \text{ V}$$

What is V_{BE} , I_B , β , and A_v of the transistor?

Improper interface between an amplifier and a load



Further improvement..



$$\frac{v_{out}}{v_{in}} = -g_m(R_C \parallel r_o)$$

$$R_{in} = r_{\pi} \parallel R_1 \parallel R_2$$

$$R_{out} = R_C \parallel r_o$$




$$\frac{v_{out}}{v_{in}} = \frac{-R_C}{\frac{1}{g_m} + R_E}$$

$$R_{in} = [r_{\pi} + (\beta + 1)R_E] \parallel R_1 \parallel R_2$$

$$R_{out} = R_C$$

The use of emitter degeneration can effectively stabilize the bias point. However, degeneration also lowers the gain. **Is it possible to apply degeneration to biasing (DC) but not to the signal (AC)?**




Above shows a general topology for the CE stage where C_2 is large enough to act as a short circuit for signal frequencies of interest.

$$\frac{v_{out}}{v_{in}} = -g_m R_C \parallel r_o$$


$$R_{in} = r_{\pi} \parallel R_1 \parallel R_2$$

$$R_{out} = R_C \parallel r_o$$


Example 12 Design the stage below to satisfy the following conditions: $I_C = 1 \text{ mA}$, voltage drop across $R_E = 400 \text{ mV}$, voltage gain = 20 in the audio frequency range 20 Hz to 20 kHz, input impedance $> 2 \text{ k}$. Assume $\beta = 100$, $I_S = 5 \times 10^{-16}$, and $V_{CC} = 2.5 \text{ V}$. Assume the npn BJT is ideal, and C_1 and C_2 work properly as coupling capacitors.



DC analysis



AC small-signal small



$$A_v = -g_m R_C$$

$$g_m = \frac{I_C}{V_T} = \frac{1 \text{ mA}}{0.026} = 0.038 \text{ S}$$

$$R_C = \frac{20}{0.038} = 526.32 \Omega$$

$$I_C = 1 \text{ mA} = I_S \left[\exp\left(\frac{V_{BE}}{V_T}\right) - 1 \right] \Rightarrow V_{BE} = 0.736 \text{ V}$$

$$V_T = 0.026 \text{ V}$$

$$V_B = V_{BE} + V_E = 1.136 \text{ V}$$

$$\text{by voltage division } V_{CC} \times \frac{R_2}{R_1 + R_2} = 1.14 \text{ V} \Rightarrow 1.36 R_2 - 1.14 R_1 = 0$$


$$R_{in} = r_{\pi} \parallel R_1 \parallel R_2 > 2 \text{ k}$$

$$I_B = \frac{I_C}{\beta} = \frac{1 \text{ mA}}{100} = 10 \mu\text{A}$$

$$R_1 = 27 \text{ k}$$


$$R_2 = 23 \text{ k}$$

Common-Base (CB) Topology




The input is applied to the emitter and the output is sensed at the collector. Biased at a proper voltage, **the base acts as ac ground** and hence as a node “common” to the input and output ports.

Circuit's Headroom Limitations



As the operation in the active region requires $V_{BE} > 0$ and $V_{BC} \leq 0$ for npn, V_B must remain higher than the input (V_E). For example, if the dc level of the input (V_E) is zero and $V_B \sim 800$ mV, then the output (V_{CE}) must not fall below approximately 800 mV, i.e. $V_{BC} < 0$, meaning that the voltage drop across R_C cannot exceed $V_{CC} - V_{BE}$.

Analysis of CB Core




Small signal analysis without Early effect

$$V_{out} = -g_m v_\pi R_C \text{ where } v_{in} = -v_\pi$$

Therefore, the gain $A_v = g_m R_C$

I/O impedances of the CB topology




R_{in} in the circuit above is $\frac{1}{g_m} \leftrightarrow R_{in} \text{ of CE stage} = \frac{\beta}{g_m}$

Similarly, $R_{out} = R_C \parallel r_o$, or we can say simply R_C

General case of the CB topology

Without Early effect




It is obvious that $v_{out} = -g_m v_\pi R_C \rightarrow v_\pi = -v_{out} / g_m R_C$

The current through the v_π node is $v_\pi / r_\pi = -v_{out} / g_m R_C r_\pi$

Therefore, voltage at node p is $v_p = +v_{out} / g_m R_C r_\pi (R_B + r_\pi) = +v_{out} / \beta R_C (R_B + r_\pi)$ $*r_\pi = \frac{\beta}{g_m}$

KCL at node P, we get $\frac{v_\pi}{r_\pi} + g_m v_\pi = \frac{v_p - v_{in}}{R_E}$




KCL at node P, we get $\frac{v_\pi}{r_\pi} + g_m v_\pi = \frac{v_p - v_{in}}{R_E}$ (1)
 where $v_\pi = -v_{out}/g_m R_C$ and $v_p = -v_{out}/\beta R_C (R_B + r_\pi)$.

Put v_π and v_p into the equation (1) and rearrange terms, we get

$$\frac{v_{out}}{v_{in}} = \frac{\beta R_C}{(\beta + 1)R_E + R_B + r_\pi} \text{ or } \approx \frac{R_C}{R_E + \frac{R_B}{\beta + 1} + \frac{1}{g_m}}$$

Input Resistance of General CB Topology



$$-v_{\pi} = \frac{r_{\pi}}{R_B + r_{\pi}} v_p, v_p = v_x - R_E i_x$$

KCL at node P gives $\frac{v_{\pi}}{r_{\pi}} + i_x + g_m v_{\pi} = 0$


This results in $\left(\frac{1}{r_{\pi}} + g_m\right) v_{\pi} + i_x = 0$ where $-v_{\pi} = \frac{r_{\pi}}{R_B + r_{\pi}} (v_x - R_E i_x)$

$$\left(\frac{1}{r_{\pi}} + g_m\right) \frac{r_{\pi}}{R_B + r_{\pi}} (v_x - R_E i_x) = i_x \quad *r_{\pi} = \frac{\beta}{g_m}$$

$= 1 + \beta$

Rearrange terms we get $\frac{v_x}{i_x} = R_E + \frac{R_B + r_{\pi}}{\beta + 1}$ or without R_E (series R) $\frac{v_x}{i_x} = \frac{R_B}{\beta + 1} + \frac{1}{g_m}$

Example 13 Determine the impedance seen at the emitter of Q_2 if the two transistors are identical and $V_A = \infty$.




As we just saw $R_{eq} = \frac{1}{g_{m1}} + \frac{R_B}{\beta+1}$

Similarly, $R_X = \frac{1}{g_{m2}} + \frac{R_{eq}}{\beta+1} = \frac{1}{g_{m2}} + \frac{1}{\beta+1} \left(\frac{1}{g_{m1}} + \frac{R_B}{\beta+1} \right)$

$$R_X = \frac{1}{g_{m1}} + \frac{R_{eq}}{\beta+1}$$


$$= \frac{1}{g_{m2}} + \frac{1}{\beta+1} \left(\frac{1}{g_{m1}} + \frac{R_B}{\beta+1} \right)$$

Emitter Follower



If V_{in} rises by a small amount V_{in} , the collector and emitter currents increase, leading to a greater drop across R_E and hence a **higher** V_{out} . V_{out} is always lower than V_{in} by an amount equal to V_{BE} , and the circuit is said to provide **level shift**. Also, $V_{out} < V_{in}$ implies that the follower exhibits a **voltage gain less than unity**.

Even though the voltage gain is less than unity, the **input and output impedances** of the emitter follower make it a particularly useful circuit for some applications.



By small signal analysis, the equivalent circuit yields

$$\frac{v_{\pi}}{r_{\pi}} + \frac{\beta}{r_{\pi}} v_{\pi} = \frac{v_{out}}{R_E}$$

$$v_{\pi} = \frac{r_{\pi}}{\beta+1} \cdot \frac{v_{out}}{R_E}$$


$$v_{in} = v_{\pi} + v_{out}$$

$$r_{\pi} = \beta / g_m \Rightarrow g_m = \beta / r_{\pi}$$

$$r_{\pi} = \beta / g_m$$

$$\frac{v_{out}}{v_{in}} = \frac{1}{1 + \frac{r_{\pi}}{\beta+1} \frac{1}{R_E}} \approx \frac{R_E}{R_E + \frac{1}{g_m}}$$

Input Impedances



From the circuit above, we can derive


$v_\pi = i_X r_\pi$; a voltage drop at $R_E = (i_X + g_m v_\pi) R_E$

By KVL, we have $v_X = v_\pi + (i_X + g_m v_\pi) R_E = i_X r_\pi + (i_X + g_m v_\pi) R_E$

$$\rightarrow R_{in} = \frac{v_X}{i_X} = r_\pi + (1 + \beta) R_E$$

The follower transforms the load resistor R_E to a larger value, thereby serving as an **efficient buffer**


Output Impedances



R_{out} can be obtained by inspection as R_{out} can be viewed as the **parallel combination** of two components: one seen looking up into the emitter and another looking down into R_E .

$$R_{out} = \frac{1}{g_m} \parallel R_E$$

With Early effect



In small-signal operation, r_o appears in parallel with R_E


$$A_v = \frac{R_E \parallel r_o}{R_E \parallel r_o + \frac{1}{g_m}}$$

$$R_{in} = r_{\pi} + (1 + \beta)(R_E \parallel r_o)$$

$$R_{out} = \frac{1}{g_m} \parallel R_E \parallel r_o$$

With Early effect

(1) Gain



$$r_{\pi} = \frac{\beta}{g_m} \Rightarrow g_m = \frac{\beta}{r_{\pi}}$$

$$R_{eq} = \frac{1}{\frac{1}{R_1} + \frac{1}{R_2} + \dots}$$

By small signal analysis, the equivalent circuit yields

$$\textcircled{1} \frac{v_{\pi}}{r_{\pi}} + g_m v_{\pi} = \frac{v_{out}}{R_E} + \frac{v_{out}}{r_o} \Rightarrow \left(\frac{1}{R_E} + \frac{1}{r_o} \right) v_{out}$$


$$v_{\pi} = \frac{r_{\pi}}{\beta + 1} \cdot \frac{v_{out}}{R_E \parallel r_o} \quad \hookrightarrow \frac{1}{R_E \parallel r_o}$$

$$v_{in} = v_{\pi} + v_{out}$$

$$\frac{v_{out}}{v_{in}} = \frac{1}{1 + \frac{r_{\pi}}{\beta + 1} \cdot \frac{1}{R_E \parallel r_o}} \approx \frac{R_E \parallel r_o}{R_E \parallel r_o + \frac{1}{g_m}}$$

With Early effect

(2) Input Impedances



From the circuit above, we can derive


$$v_{\pi} = i_X r_{\pi}; V_P = v_X - v_{\pi} = v_X - i_X r_{\pi}$$

By KCL at node P, $i_X + g_m v_{\pi} = \frac{V_P}{R_E} + \frac{V_P}{r_o}$ where $\frac{1}{R_E} + \frac{1}{r_o} = \frac{1}{R_E \parallel r_o}$

$$\rightarrow R_{in} = \frac{v_X}{i_X} = (1 + g_m r_{\pi})(R_E \parallel r_o) + r_{\pi} = (1 + \beta)(R_E \parallel r_o) + r_{\pi}$$

With Early effect

(3) Output Impedances




$$R_{out} = \frac{1}{g_m} \parallel (R_E \parallel r_o)$$

Example 14 A CE stage exhibits a voltage gain of 20 and an output resistance of 1 k Ω . Determine the voltage gain of the CE amplifier if

(a) The stage drives an 8 Ω speaker directly.


(b) An emitter follower biased at a current of 5 mA is interposed between the CE stage and the speaker. Assume $\beta = 100$, $V_A = \infty$, and the follower is biased with an ideal current source.




$$A_v = -g_m R_C$$

$$A_v' = -g_m (R_C \parallel 8 \Omega)$$

$$= 20 \times \frac{8}{1k} = 0.16$$



$$A_v'' = -g_m (R_C \parallel R_{in1}) = 11.4$$



$$R_{in} = r_{\pi} + (\beta + 1) R_E$$

$$r_{\pi} = \frac{\beta}{g_m}$$

$$R_E = R_{sp}$$

$$r_{\pi} = \frac{100}{0.192}$$

$$g_m = \frac{I_C}{V_T} = \frac{5mA}{0.026} = 0.192$$

$$R_{in} = 520.8 + 101 \times 8 = 1328.8$$