


# ECE3110J/VE311 Electronic Circuits

MUSTET


# **Basic MOS Device Physics**

Design of Analog CMOS Integrated Circuits, Chapter 2 Fundamentals of Microelectronics, Chapter 6

Yuljae Cho, *PhD*Associate Professor
Joint Institute, SJTU




# \*General Introduction



In 1959 M. M. (John) Atalla and Dawon Kahng at Bell Labs achieved the first successful insulated-gate field-effect transistor (FET).


# **History of Electronics**




Since the commercial introduction of the integrated circuit, increases in transistors' density have been achieved through a continued reduction in **minimum feature size**. Many companies in a semiconductor industry around the world are actively working on below 3 nm processes.

## **MOSFET Scaling**

Although we have enjoyed significant performance improvement through scaling so far, we have reached practical limitations, and it is hard to keep on track with ideal scaling with respect to the "constant-field" perspective.



#### **Advanced MOSFETs**



\_> TVSULATIY .

The SOI technology provides a thin monocrystalline film of silicon on an insulating layer (typically, SiO<sub>2</sub>). Because no current can flow through the buried SiO<sub>2</sub> layer, much better control of the leakage current is possible in SOI MOSFETs. The top silicon film has to be very thin so that it is fully depleted. These MOSFETs are also called ultra-thin-body (UTB) MOSFETs.

#### Double-Gate MOSFETs: FinFET

the marrybose market.


The title of intel fellow and leads such transistor that determines her manusching about its development of new manuschines 3-D direction for more than facturing processes. We've leave interest may lead out, the construction of the constructio

THE WALL STREET JOURNAL. Thursday, May 5, 2011 CORPORATE NEWS Gate Intel Rethinks Chip's Building Blocks Intel's Move Into 3-D Intel Corp. showed off what it manufacturing," said Dan vitched "off." The chip maker breaks from conventional approaches to make Intel disclosed the underlying called the most radical shift in Hutcheson, a chip-manufacturing approach in research papers semiconductor technology in specialist with the firm VISI Re-more than fifty years, a design search. 2002, and has spent the inter Conventional transistor: Intel's new transister: A fin-like vening years perfecting it. It has Intel executives demonstrated that could produce more power Electrons flow between structure rises above the surface ful chips for gadgets without working chips besed on the new approach at a gathering Wednescomponents called a source and of the transistor, with the gate. new transistors for its next man a drain, forming a wrapped around it, forming ufacturing process-slated to The company plans to change day in San Francisco. They inditwo-dimensional renduction create caips with circuit dimer a key part of each chip into a cated the first microprocessors channel. A component called a Sides. The desire takes less share sions measured at 22 nanome vertical fin-like structure, a sim-would likely be targeted for ilar principle to the way high-high-and deaktop computers and gate starts and stops the flow, on a chip, and improves speed and Drain switching a transistor on or off reduces power consumption tel's current chies use rise buildings pack more office server systems and arrive in space in a city. The parts being early 2012. Departures from conventional Source changed-transistors-are the For decades, chip manufacturmanufacturing technologies tend building block of nearly all elec- ers have raced to shrink the size to increase costs, and chip comtronic products; today's micro- of components, which increases panies try to svoid them. Mr. chips can contain billions of the the parformance of chips while Bohr sald Intel concluded i tiny switching elements. decreasing the cost of each comcould move to the new technol Intel said its latest technology puting function. Competition has ogy with a 2% to 3% increase in could bring more computing spurred companies to introduce power to smartphones and tab ever-smaller processes every the cost of a finished silicon wa ever-smaller processes every fer, each of which contains himlet computers as well as speed couple of years. creds of chips. Intel executives say the saift up corporate data certers—all Others are expected to use while sharply reducing power to 3 D transistors brings more the approach at some point, too. benefits than simply moving to a consumption. but not until they have shrunl Though rivals also have been new generation of manufacturtheir circuitry beyond 22 na exploring similar technologies, ing technology. For example, if intel is the first to commit to us- designers keep performance conhitel is the first to commit to use designers keep performance con-ing the so-called 3-D approach in sumption constant, the new formance gain at low voltage.\* Intel engineers replaced a fi Globalfoundries, a producformance gain at low voltaga.\* Intel engineers replaced a flat tion service spun off from Ad-Chip designers have long channel for conducting electrons vanced Micro Devices Inc., said igh-volume production, a gam- technology consumes half the ble that analysts said could help power as in.e.'s existing product worked in more than two dimen-with a fin-shaped structure surble tast analyses seat-contract the limit analyses of rivels that have sides by a developed by layers of interconnecting wiring, the called a gate that turns the conting 20-tancenter process.

That is an unprecedented support of interconnecting wiring, the called a gate that turns the conting 20-tancenter process. Wednesday it will use conven-

On May 4, 2011, Intel Corporation announced the most radical shift in semiconductor technology in 50 years. **A new 3D transistor design** (double-gate MOSFETs or **FinFET**) will enable the production of integrated-circuit chips that operate faster with less power. Much better control of the MOSFET body in the gate area can be achieved.

## **Beyond MOSFET and Multi-gate FET?**



CMOS technology now faces **two problems** that together result in high power consumption.

- (1) stopping the rising leakage currents that degrade the switching ratio
- (2) increasing difficulty in further reducing the supply voltage.



## **Boltzmann tyranny**

FETs in today's integrated circuits require at least 60 mV of gate voltage to increase the current by one order of magnitude at room temperature.

→ The Boltzmann limit hinders the use of the conventional MOSFETs as a switch for ultralow supply voltages.




pubs.acs.org/NanoLett

6 mV/ ole\_c\_

Overcoming Boltzmann's Tyranny in a Transistor via the Topological Quantum Field Effect


Muhammad Nadeem,\* Iolanda Di Bernardo, Xiaolin Wang, Michael S. Fuhrer,\* and Dimitrie Culcer\*





# **General Considerations**


Recall BJT: any voltage-controlled current source can provide signal amplification. **MOSFETs** also behave as such controlled sources but their characteristics are different from those of BJTs.



- MOS = Metal-Oxide-Semiconductor
- FET = Field effect Transistor


**Field Effect Transistor:** Charge carriers (current) in a channel are controlled by  $V_{GS}$  (or  $V_{G}$ ) and  $V_{DS}$  (or  $V_{D}$ ). FET will show I-V curves in relation with  $I_{DS}$ - $V_{GS}$  and  $I_{DS}$ - $V_{DS}$ .

#### **MOSFET** structure




## The MOSFET is a four-terminal device:

- Silicon substrate body (B), gate (G), source (S), and drain (D).
- NMOS is built on a p-type Si whereas PMOS is built on an n-type Si.
- Generally, source and body are grounded. ( NM b s )




The lateral dimension of the gate along the source-drain path is called the length, L, and that perpendicular to the length is called the width, W. The actual distance between S and D is slightly less than L. To avoid confusion, we write,  $L_{eff} = L_{drawn} - 2L_{D}$ ,  $L_{eff}$  and the gate oxide thickness,  $t_{ox}$ , play an important role in the performance of MOS circuits.

# **Complementary MOS (CMOS) technologies**




- CMOS = Complementary MOS
- Substrate (Body) of NMOS is generally connected to ground.
- N-well (Body) of PMOS is generally connected to V<sub>DD</sub>.

# N-channel enhancement MOSFET working mechanism



Gate voltage (V<sub>GS</sub>) controls the state of the silicon surface underneath.

- Negative V<sub>GS</sub> attracts the holes from the p-type Si to the surface: Accumulation.
- Positive  $V_{GS} > V_T$  creates a layer of electrons at the surface: Inversion.
- These two states are used to make a voltage-controlled switch.



- (i) On state: The layer of electrons at the surface is contacted at the source and drain. The existence of the electron layer (channel) corresponds to the on state the electron channel virtually short circuits the source and the drain regions.
- (ii) Off state: When the gate voltage is below the threshold voltage, the electron layer (the channel) disappears from the surface, and the source and drain N<sup>+</sup> regions are isolated by the P-type substrate.


### **MOS I/V Characteristics**

We will analyze the **generation and transport of charge in MOSFETs** as a function of the terminal voltages. Our objective is to **derive equations for the I/V characteristics** such that we can elevate our abstraction from device physics level to circuit level.


## **Threshold Voltage (NMOS)**


The threshold voltage  $V_{TH}$  of a MOSFET is the minimum  $V_{GS}$  that is need to create a conduction path between the source and drain terminals.


$$V_{TH} = \Phi_{MS} + 2\Phi_F + \frac{Q_{dep}}{C_{ox}}$$



### Assume we change V<sub>G</sub> from negative to positive









**Electron direction Drain current** (I<sub>D</sub>) **direction** 

- By applying **positive**  $V_{GS}$ , electrons are induced in the channel, or holes are repelled from the channel, forming a **depletion region** at the interface between oxide and Si.
- When  $V_{GS}$  (> 0) is large enough, **a channel of electrons (inversion layer)** is formed at the interface.
- The value of  $V_{GS}$  at which the inversion layer forms is the **threshold voltage**  $(V_{TH})$ . The device turns on abruptly for  $V_{GS} \ge V_{TH}$ .
- With the bias of  $V_{DS}$ , electrons flow from source to drain.




The turn-on phenomenon in a PMOS device is similar to that of NFETs, but with all the polarities reversed. If the  $V_{GS}$  becomes sufficiently *negative*, an inversion layer consisting of holes is formed at the oxide-silicon interface, providing a conduction path between the source and the drain.  $V_{TH}$  of PMOS < 0.

#### **I-V** characteristics



N-channel enhancement mode




P-channel enhancement mode

#### **Modes of MOSFET**

(1)  $V_{GS} < V_{TH}$ : No channel exists, the **device is off**, and  $I_D = 0$  regardless of the value of  $V_{DS}$ .


(2)  $V_{GS} > V_{TH}$ : The channel is formed. With  $V_{DS} > 0$ , the **device is on** and there is  $I_D > 0$ .



In an output curve of MOSFET, we can determine two modes (regions): (1) **Triode or ohmic region and (2) saturation region.** 


## **MOSFET** as a Variable Resistor (Triode Region)

The value of MOSFET resistor changes with the gate voltage. Such a voltage-dependent resistor proves extremely useful in analog and digital circuits.




As  $V_{GS}$  controls the channel conductivity (before saturation of MOSFET), the source-drain path may act as a simple resistor, yielding the  $I_D$ - $V_{DS}$  characteristic. The slope of the characteristic is equal to  $1/R_{on}$ , where  $R_{on}$  denotes the "on-resistance" of the transistor.


#### **Channel Pinch-Off and Saturation**



To understand **Pinch-Off**, we make two observations: (1) to form a channel, the potential difference between the gate and the oxide-silicon interface must **exceed V**<sub>TH</sub>; (2) if  $V_{DS} > 0$  with the grounded source, the  $V_{DS}$  at each point along the channel with respect to ground increases from the source towards the drain.




If the  $V_{DS}$  is high enough to produce  $V_{GS} - V_{DS} \le V_{TH}$ , then the channel ceases to exist near the drain. At x = L, the channel is **pinched off**.



V<sub>GS</sub> - V<sub>DS</sub> < V<sub>TH</sub>, Finch-on expands further towards source side


As  $V_{DS}$  further increases ( $V_{DS} > V_{GS} - V_{TH}$ ), the voltage difference between the gate and the substrate falls to  $V_{TH}$  at some point  $L_1 < L$ . The drain voltage no longer affects the current significantly, and the **MOSFET acts as a constant current source**.

**Example 1.** Determine the region of operation of  $M_1$  in each of the circuits.  $V_{TH} = 0.4 \text{ V}$ .




$$\begin{array}{c}
0 \text{ ff} \\
-\frac{1}{2} & 0.5 \text{ V} \\
-\frac{1}{2} & 0.5 \text{ V} \\
-\frac{1}{2} & 0.5 \text{ V} \\
V_{0} = 0.5 \\
V_{0} = 0.5$$

### **Derivation of I-V Characteristics (NMOS)**



Let's consider a semiconductor bar carrying a current I. If the mobile charge density along the direction of current is  $Q_d$  coulombs per meter and the velocity of the charge is v meters per second, then  $I[C/s] = Q_d[C/m] \cdot v[m/s]$ 



The onset of **inversion occurs at**  $V_{GS} = V_{TH}$ , the inversion charge density produced by the gate-oxide capacitance is proportional to  $V_{GS} - V_{TH}$ . For  $V_{GS} \ge V_{TH}$ , any charge placed on the gate must be **mirrored by the charge in the channel**, yielding a uniform channel charge density [charge per unit length along  $L_{eff}$ ]


$$Q = WL_{eff}C_{ox}(V_{GS} - V_{TH}) \text{ (unit: coulomb)}$$

$$Q_{d} = WC_{ox}(V_{GS} - V_{TH}) \text{ (unit: coulomb} \cdot m^{-1})$$

$$C_{ox} \text{ (gate oxide capacitance per unit area)}$$

$$= \epsilon_{silicon \text{ oxide}} / t_{ox}$$

$$= [8.85 \times 10^{-12} \text{ (F/m)} \times 3.9] / t_{ox}$$



Since the channel potential varies from the source to the drain, the local voltage difference between the gate and the channel varies from  $V_{GS}$  near the source to  $V_{GS} - V_{DS}$  near the drain. Thus, the charge density at a point x along the channel can be written as


In a point x along the channel can be written as 
$$I_D = Q_d \times v = Q_d \times (\mu_n \mathcal{E}) = -WC_{ox}[V_{GS} - V_{TH} - V(x)] \times (\mu_n \mathcal{E})$$

$$= WC_{ox}[V_{GS} - V_{TH} - V(x)] \times \mu_n \times \frac{dV(x)}{dx} \qquad \mathcal{E} = -dV(x)/dx$$


$$\begin{split} I_D &= Q_d \times v = Q_d \times (\mu_n \mathcal{E}) = -WC_{ox}[V_{GS} - V_{TH} - V(x)] \times (\mu_n \mathcal{E}) \\ &= WC_{ox}[V_{GS} - V_{TH} - V(x)] \times \mu_n \times \frac{dV(x)}{dx} \qquad \mathcal{E} = -dV(x)/dx \end{split}$$

Integrate along the channel  $\int_{x=0}^{x=L_{eff}} I_D \cdot dx = \int_{V(0)=0}^{V(L)=V_{DS}} \mu_n C_{ox} W[V_{GS} - V_{TH} - V(x)] \cdot dV(x)$ 

$$I_D = \mu_n C_{ox} \frac{W}{L_{eff}} [(V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2]$$



## **Triode Region**



In the **Triode region**,  $V_{DS} < V_{GS} - V_{TH}$ 

$$I_{D} = \mu_{n} C_{ox} \frac{W}{L_{eff}} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} \sqrt{\frac{2}{DS}^{2}} \right]$$

When 
$$V_{DS} = V_{GS} - V_{TH}$$
 (overdrive voltage)
$$I_{D,max} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L_{eff}} (V_{GS} - V_{TH})^2$$

Deep triode region:  $V_{DS} \ll 2(V_{GS} - V_{TH})$ , and thus  $V_{DS}^2$  can be ignored in the equation

$$I_{\rm D} = \mu_{\rm n} C_{\rm ox} \frac{W}{L_{\rm eff}} \left[ (V_{\rm GS} - V_{\rm TH}) V_{\rm DS} - \frac{1}{2} V_{\rm DS}^2 \right] \rightarrow I_{D} = \mu_{\rm n} C_{\rm ox} \frac{W}{L_{eff}} (V_{GS} - V_{TH}) V_{DS}$$

 $\rightarrow$  Linear relationship of  $I_D$ - $V_{DS}$ 

## **Triode Region**


Deep triode region: 
$$I_D = \mu_n C_{ox} \frac{W}{L_{eff}} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \rightarrow I_D = \mu_n C_{ox} \frac{W}{L_{eff}} (V_{GS} - V_{TH}) V_{DS}$$

The linear relationship of I<sub>D</sub>-V<sub>DS</sub> implies that the path from S to D can be represented by a linear R

$$R_{on} = \frac{1}{\mu_n C_{ox} \left(\frac{W}{L_{eff}}\right) (V_{GS} - V_{TH})}.$$


- For digital circuit, MOSFET operates in **deep triode region for switching**.
- Reducing  $t_{ox}$  and  $L_{eff}$  can improve speed.

# **Saturation Region**




When the  $V_{DS} > V_{GS} - V_{TH}$ , the drain current does not follow the parabolic behavior. In fact,  $I_D$  becomes relatively constant and the device operates in the **saturation region**.

 $V_{DS} = V_{GS} - V_{TH}$  is the minimum value for the NMOS to operate in saturation region. For  $V_{DS} > V_{GS} - V_{TH}$ ,  $I_D$  becomes relatively constant.




The local density of the inversion-layer charge is proportional to  $V_{GS} - V(x) - V_{TH}$ . Thus, if V(x) approaches  $V_{GS} - V_{TH}$ , then  $Q_d(x)$  drops to zero. In other words, if  $V_{DS}$  is slightly greater than  $V_{GS} - V_{TH}$ , then the inversion layer stops at  $x \le L$ , and the channel is **pinched off**. As  $V_{DS}$  increases further, **the point at which Q\_d equals zero gradually moves toward the source**.



When  $V_{DS} = V_{GS} - V_{TH}$ , the saturation occurs. Thus, substitute  $V_{DS}$  with  $V_{GS} - V_{TH}$  then

$$I_D = \mu_n C_{ox} \frac{W}{L_{off}} [(V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} {V_{DS}}^2] \ \rightarrow I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$$

L': the point at which Q<sub>d</sub> drops to zero




Triode region: 
$$I_D = \Theta_{DS} C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$


Saturation region: 
$$I_D = \frac{1}{2} \mu_D C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$$

NMOS: Electrons from Source to Drain, and thus, the drain current from Drain to Source. PMOS: Holes from Source to Drain, and thus, the drain current from Source to Drain, i.e. current direction is opposite.


#### **NMOS** vs **PMOS**



Triode region: 
$$I_D = \mu_n C_{ox} \frac{W}{L_{eff}} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$
  
Saturation region:  $I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$ 



Saturation region:  $I_D = -\frac{1}{2}\mu_p C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$ 



**Example 2.** Calculate the bias current ( $I_D$ ) and  $V_{DS}$  of  $M_1$ . Assume  $M_1$  is in a saturation mode,  $\mu_n C_{ox} = 100 \ \mu A/V^2$  and  $V_{TH} = 0.4 \ V$ . If the gate voltage increases by 10 mV, what is the change in the drain voltage?


$$I_{D}(sat) = \frac{1}{2} \mu_{n} C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^{2}$$

$$I_{D}(sa+) = \frac{1}{2} \times loo_{M} \times \frac{2}{0.18} \times 0.6^{\frac{3}{2}}$$


$$= 200MA.$$

$$V_{4S} = 1.0 V$$

$$= A.$$



**Example 3.** Determine the region of operation of  $M_1$  in each circuit below.  $V_{TH} = -0.4 \text{ V}$ 



### **Transconductance**


Since a MOSFET operating in saturation produces a current in response to its gate-source overdrive voltage, we may define a figure of merit that indicates how well a device converts a voltage to a current, called the transconductance ( $g_m$ ): Change in  $I_D$  divided by the change in  $V_{GS}$ . Transconductance is usually defined in the saturation region.

Foltage to a current, called the transconductance 
$$(g_m)$$
: Change in  $I_D$  diving  $V_{GS}$ . Transconductance is usually defined in the saturation region. 
$$I_D = \frac{1}{2} M_N \log_N \frac{W}{L} \left( V_{GS} - V_{TH} \right)$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH}) = \sqrt{2\mu_n C_{ox} \frac{W}{L'} I_D} = \frac{2I_D}{V_{GS} - V_{TH}}$$

$$I_M = \frac{\partial I_D}{\partial V_{GS}} = \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH}) = \sqrt{2\mu_n C_{ox} \frac{W}{L'} I_D} = \frac{2I_D}{V_{GS} - V_{TH}}$$

 $g_m$  represents the **sensitivity of the device**: for a high  $g_m$ , a small change in  $V_{GS}$  results in a large change in  $I_D$ .




- For a given NMOS,  $g_m$  changes according to the DC biasing condition.
- If a small signal is applied to a NMOS with defined biasing values, we assume the signal amplitude is small enough that the variation in  $\mathbf{g_m}$  is negligible.

# **Second-Order Effects**

# In This less

## **Body Effect**

Till now, we assumed that the bulk and the source of the MOSFET were tied to ground. We will apply a bias to the bulk (body) to see changes in MOSFET operation.



As  $V_B$  or  $V_{BS}$  becomes more negative ( $V_{SB} > 0$ ), more holes are attracted to the substrate connection, leaving a larger negative charge behind. The depletion region becomes wider.

More depletion charge (bound charge)  $Q_d \uparrow \rightarrow V_{TH}$  increases

$$V_{TH} = \Phi_{MS} + 2\Phi_F + \frac{Q_{dep}}{C_{ox}}$$

### Modified threshold voltage with body effect


$$\mathbf{V_{TH}} = \mathbf{V_{TH0}} + \gamma(\sqrt{|2\Phi_{F} + \mathbf{V_{SB}}|} - \sqrt{|2\Phi_{F}|}) \qquad \Phi_{F} = \frac{kT}{q} \ln \frac{N_{sub}}{n_{i}} \qquad \gamma = \frac{\sqrt{2q\epsilon_{Si}N_{sub}}}{C_{ox}}$$

For the transconductance,

- V<sub>GS</sub> positively increases, I<sub>D</sub> increases.
- $V_{BS}$  positively increases, i.e.  $V_{SB}$  negatively increases,  $V_{TH}$  decreases and thus  $I_D$  increases.
- Or,  $V_{SB}$  leads to changes in  $V_{TH}$  and thus  $I_{D}$ .

### **Channel-Length Modulation**

The actual length of the channel gradually decreases as the potential difference between the gate and the drain decreases. L is in fact a function of  $V_{DS}$ . This effect is called **Channel-Length** 



The channel-length modulation results in a nonzero slope in the  $I_D/V_{DS}$  characteristic and hence a nonideal current source between D and S in saturation. The parameter  $\lambda$  represents the relative variation in length for a given increment in  $V_{DS}$ .


With the channel-length modulation,

$$I_D = \frac{1}{2} \mu_{\rm n} C_{\rm ox} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS})$$

$$\mathbf{g_{m}} = \frac{\partial \mathbf{I_{D}}}{\partial \mathbf{V_{GS}}} = \left(\mu_{n} \mathbf{C_{ox}} \frac{W}{L_{eff}} (\mathbf{V_{GS}} - \mathbf{V_{TH}}) (1 + \lambda V_{DS})\right)$$

$$\mathbf{r_o} = \frac{\partial V_{DS}}{\partial I_D} = 1 / \frac{\partial I_D}{\partial V_{DS}} = \frac{1}{\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \cdot \lambda}$$


$$\approx \frac{1}{I_{\rm D} \cdot \lambda} \qquad \qquad \downarrow = 0 \qquad \qquad b = 00$$



Channel-length modulation is reflected in  $g_m$  and  $r_o$  by  $\lambda$ 

### **MOS Device Model**

### **Large-Signal Model**



For  $V_{DS} < V_{GS} - V_{TH}$ , the model must reflect the triode region, but it can still incorporate a voltage-controlled current source. If  $V_{DS} \ll 2(V_{GS} - V_{TH})$ , the transistor can be viewed as a voltage-controlled resistor.

### **Large-Signal Model**

$$V_{GS} > V_{TH}$$

$$V_{DS} > V_{GS} - V_{TH}$$

$$G \sim \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS})$$

$$S$$


In the saturation region, the transistor acts as **a voltage-controlled current source**.  $I_D$  does depend on  $V_{DS}$  and is therefore not an ideal current source. In all three cases, the gate remains an open circuit to represent the **zero gate current**.

### **Small-Signal Model (NMOS)**


If the bias currents and voltages of a MOSFET are only slightly disturbed by small signals, the nonlinear large-signal models can be reduced to linear small signal representations.

Since in many analog circuits, MOSFETs are biased in **the saturation region**, we derive the corresponding small-signal model.  $1_{\mathbb{D}}(Sat) = \frac{1}{\mathbb{D}}(Sat) = \frac{1}{\mathbb{D}}(Sat)$ 

(1) Viewing the MOSFET as a voltage-controlled current source




(2) To represent **channel-length modulation**, i.e., variation of  $i_D$  with  $v_{DS}$ , we add a resistor as below.



$$\mathbf{r_o} = \frac{\partial V_{DS}}{\partial I_D} = 1 / \frac{\partial I_D}{\partial V_{DS}} = \frac{1}{\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \cdot \lambda}$$
$$\approx \frac{1}{I_D \cdot \lambda}$$

(3) With all other terminals held at a constant voltage,  $I_D$  is a function of the body voltage  $(V_{BS} > 0 \text{ or } V_{SB} < 0)$ . Modeling this dependence by a current source connected between D and S, we add the value as  $g_{mb}V_{BS}$  (or  $g_{mb}V_{SB}$ ). At saturation,  $g_{mb} = \eta g_m$ 



$$g_{mb} = \frac{\partial I_{D}}{\partial V_{BS}} = \frac{\partial I_{D}}{\partial V_{TH}} \cdot \frac{\partial V_{TH}}{\partial V_{BS}}$$
$$= g_{m} \cdot \eta$$
$$\Delta V_{BS} \uparrow, V_{TH} \downarrow I_{D} \text{ increases}$$

### **Small-Signal Model for NMOS**

$$V_{d} = V_{D} + V_{d}$$


$$V_{g} = V_{G} + V_{g} + V_{d}$$


$$V_{g} = V_{G} + V_{g} + V_{g} + V_{g}$$

$$V_{bs} + V_{bs}$$


$$V_{g} = V_{G} + V_{g} + V_{g}$$

$$V_{g} = V_{G} + V_{g} + V_{g}$$







**Example 4.** For the configurations shown below, determine the **small-signal resistances**  $R_X$  and  $R_Y$ . Assume  $\lambda \neq 0$ . **No body effect.** 



**Example 5.** Construct the small-signal model of each circuit if all of the transistors operate in saturation and  $\lambda \neq 0$ .



**Example 6.** Sketch  $I_D$  as a function of  $V_X$  increasing from  $-\infty$  to 0. Assume  $V_{TH0}=0.6$  V,  $\gamma=0.4$  V<sup>1/2</sup> and  $2\Phi_F=0.7$  V.



### **NMOS** vs **PMOS** in Performance

- PMOS devices are quite inferior to NMOS in most CMOS technology.
- Lower mobility of holes  $(\mu_p C_{ox} \approx 0.5 \mu_n C_{ox})$  yield lower current drive and conductance.
- NMOS exhibit higher output resistance, providing more ideal current sources and higher voltage gain.
- It is preferable to use NMOS rather than PMOS wherever possible.

- Please bring a calculator = Sorry, the calculation is dirty
- I have uploaded sample exams = I will show you how things change fast
- I heard that exam was hard last year = I am going to hear it one more time this year
- The exam is easy this year = Other instructors said it is easy
- Please write the detailed processes = I want to know how you got it completely wrong
- There are partial scores = I cannot give you zero score..