

VHDL Basics

Δαδαλιάρης Αντώνιος dadaliaris@cs.uth.gr

VHDL: Structural Description




VHDL: Structural Description (cont.)



VHDL: Structural Description (cont.)



VHDL: Behvioral Description



VHDL: Behavioral Description (cont.)

```
test.vhd
                                                                    test.vhd
                                                                    AKCHITECTUKE Den arch of circ is
       LIBRARY ieee:
                                                                    SIGNAL odd: STD LOGIC;
       USE ieee.std logic 1164.ALL;
                                                                   BEGIN
                                                                      o1 \le NOT odd;
       ENTITY circ IS
                                                                      PROCESS(a)
       PORT(
                                                                        VARIABLE temp:= '0';
         a: IN STD LOGIC VECTOR(2 DOWNTO 0);
                                                                        BEGIN
        ol: OUT STD LOGIC
                                                                        FOR i IN 2 DOWNTO 0 LOOP
       END circ:
                                                                          tmp:=tmp XOR a(i);
                                                                        END LOOP:
       ARCHITECTURE beh arch OF circ IS
       SIGNAL odd: STD LOGIC;
                                                                        odd \le tmp;
       BEGIN
                                                                      END PROCESS:
         o1 \le NOT odd:
                                                                    END beh arch;
         PROCESS(a)
           VARIABLE temp:= '0';
/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd 0 0 0 25:14
```

CAD Tool:

- o <u>www.altera.com</u>
- MoselSim Altera Starter Edition / Student Edition

- Overall Process:
 - Change Directory
 - Library Declaration
 - Library Mapping
 - Compilation
 - Simulation
 - Waveform Generation

- Overall Process:
 - Change Directory
 - Console Command: cd:/path/
 - Library Declaration
 - Library Mapping
 - Compilation
 - Simulation
 - Waveform Generation

- Overall Process:
 - Change Directory
 - Library Declaration
 - Console Command: vlib work
 - Library Mapping
 - Compilation
 - Simulation
 - Waveform Generation

- Overall Process:
 - Change Directory
 - Library Declaration
 - Library Mapping
 - Console Command: vmap work work
 - Compilation
 - Simulation
 - Waveform Generation

- Overall Process:
 - Change Directory
 - Library Declaration
 - Library Mapping
 - Compilation
 - Console Command: vcom file_name.vhd
 - Simulation
 - Waveform Generation

- Overall Process:
 - Change Directory
 - Library Declaration
 - Library Mapping
 - Compilation
 - Simulation
 - Console Command: vsim entity_name
 - Waveform Generation

- Overall Process:
 - Change Directory
 - Library Declaration
 - Library Mapping
 - Compilation
 - Simulation
 - Waveform Generation
 - Console Command: add wave *
 - Console Command: force input name value
 - Console Command: run time