
#### **VHDL Basics**

Δαδαλιάρης Αντώνιος dadaliaris@cs.uth.gr

#### **VHDL: 8-bit BCD Counter**

```
SIGNAL temp: STD_LOGIC_VECTOR(7 DOWNTO 0);
         ex.vhd
                                                                            ex vhd
      LIBRARY ieee;
      USE ieee.std logic 1164.ALL;
                                                                         PROCESS(clock, reset)
      ENTITY counter IS
                                                                            IF (reset = '1') THEN
      PORT(
                                                                              temp <= "00000000";
        clock enable, clock, reset: IN STD LOGIC;
                                                                            ELSIF (RISING EDGE(clock)) THEN
        outpt: OUT STD LOGIC VECTOR(7 DOWNTO 0));
                                                                              IF (clock enable = '0') THEN
      END counter:
                                                                                IF (temp = "10000001") THEN
      ARCHITECTURE behavioral OF counter IS
                                                                                ELSE temp \leq temp + 1;
      SIGNAL temp: STD LOGIC VECTOR(7 DOWNTO 0);
                                                                                END IF:
                                                                              END IF:
      PROCESS(clock, reset)
                                                                            END IF;
        BEGIN
                                                                         END PROCESS:
        IF (reset = '1') THEN
          temp <= "00000000";
        ELSIF (RISING EDGE(clock)) THEN
                                                                         END behavioral:
           IF (clock enable = '0') THEN
             IF (temp = "10000001") THEN
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd
```

#### VHDL: 8-bit Binary Counter (with load enable)



#### VHDL: Finite State Machines (FSMs)

- A Finite State Machine is a mathematical model computation. It is an abstract machine that can be in exactly one of a finite number of states at any given time.
- An FSM can change from one state to another in response to some external inputs (transition).
- An FSM is defined by a list of its states and the conditions for each transition.

#### VHDL: Finite State Machines (FSMs)

- FSM examples:
  - Vending Machines
  - Elevators
  - Traffic Lights
- Usage (modeling reactive systems):
  - Electrical Engineering
  - Linguistics
  - Computer Science (digital systems, compilers, network protocols)
  - Philosophy
  - Biology

#### VHDL: Finite State Machines (FSMs)

- In digital design, Finite State Machines are used to model the **behavior** of a design/circuit. (<u>TIP: behavior -> processes in our code</u>).
- The behavior is described by a number of states, a set of input events and a set of transitions between the aforementioned states.
- The hardware implementation of an FSM requires the use of a register for storing the states, a combinational block for the definition of the transitions and a combinational block defining the outputs.


## **VHDL: FSM Categories**


#### Mealy:

 Outputs are a function of both states and inputs (outputs depend on the state of the machine and the input value).

#### Moore:


 Outputs are a function of the state only (outputs depend only on the state of the machine).





## **VHDL: FSM Categories**


Example (LED controller)



## VHDL: Finite State Machines Design


- 1. Functional specification
- 2. State Transition Diagram
- 3. State Transition Table
- 4. State Encoding
- 5. Generate Logic Functions
- 6. Circuit Diagram

#### **VHDL:** Moore Machine




```
ex.vhd
      LIBRARY ieee;
                                                                                        ELSIF (clk'EVENT AND clk = '1') THEN
      USE ieee.std logic 1164.ALL;
                                                                                          CASE state IS
                                                                                             WHEN s0 => IF tin = '1' THEN state <= s1;
      ENTITY moore IS
        tin: IN STD LOGIC;
                                                                                             WHEN s3 => IF tin = '0' THEN state <= s4;
        clk: IN STD LOGIC;
        areset: IN STD LOGIC;
        END moore:
         ARCHITECTURE arch OF moore IS
         TYPE state_type IS (s0, s1, s2, s3);
                                                                                        CASE state IS
         PROCESS(clk, areset)
           IF areset = '1' THEN state = s0:
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 41:1
```

## VHDL: Mealy Machine



```
ex.vhdl — cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών — ~/Downloads/old_laptop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών — Atom
File Edit View Selection Find Packages Help
     LIBRARY ieee;
                                                                                                   IF (arst = '1') THEN state <= S0 ;</pre>
                                                                                                   ELSIF (clk'EVENT AND clk = '1') THEN
     USE ieee.std logic 1164.ALL;
                                                                                                     CASE state IS
                                                                                                        WHEN s0 =>
     ENTITY mealy IS
                                                                                                         IF inp = 1 THEN state <= S1:</pre>
                                                                                                          END IF:
         inp. clk. arst: IN STD LOGIC:
                                                                                                         IF inp = 0 THEN state <= S2:</pre>
         outp: OUT STD LOGIC);
                                                                                                         END IF:
     END mealv:
                                                                                                        WHEN s1 =>
     ARCHITECTURE fsm OF mealv IS
                                                                                                        WHEN s2 =>
     SUBTYPE state type IS (S0, S1, S2);
     SIGNAL state: state type;
                                                                                                     END CASE;
                                                                                                   END IF ;
                                                                                      31 END PROCESS;
             ELSIF (clk'EVENT AND clk = '1') THEN
                                                                                               CASE state IS
               CASE state IS
                                                                                                   WHEN SO =>
                  WHEN s0 =>
                    IF inp = 1 THEN state <= S1;</pre>
                                                                                                     outp <= '1':
                                                                                                   WHEN S1 =>
                    END IF:
                                                                                                     IF inp = '1' THEN outp <= '0';</pre>
                    IF inp = 0 THEN state <= S2:</pre>
                                                                                                     ELSE outp <= '1':
                   END IF:
                                                                                                     END IF;
                  WHEN s1 =>
                                                                                                   WHEN S2 =>
                  WHEN s2 =>
                                                                                                END CASE:
                                                                                          END PROCESS;
               END CASE;
                                                                                      46 END fsm;
             END IF ;
     END PROCESS;
```

#### **VHDL: String Detector**



```
ex.vhd — cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών — ~/Downloads/old_laptop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών — Atom
File Edit View Selection Find Packages Help
                                                                                    AKCHITECTOKE FOR OF MEALT TO
    LIBRARY ieee;
                                                                                    SUBTYPE STATE TYPE IS STD LOGIC VECTOR (2 DOWNTO 0);
     USE ieee.std logic 1164.ALL;
                                                                                    SIGNAL STATE : STATE TYPE;
     ENTITY MEALY IS
                                                                                    CONSTANT SO: STATE TYPE:="001";
                                                                                   CONSTANT S1: STATE TYPE:="010":
         A, CLK, RST: IN STD LOGIC;
                                                                                    CONSTANT S2: STATE TYPE:="100";
         F: OUT STD LOGIC);
                                                                                    SIGNAL CURRENT STATE, NEXT STATE : STATE TYPE;
     END MEALY;
                                                                                19 ~ FF: PROCESS (CLK, RST)
     ARCHITECTURE FSM OF MEALY IS
     SUBTYPE STATE TYPE IS STD LOGIC VECTOR (2 DOWNTO 0);
                                                                                            IF (RST='1') THEN CURRENT STATE <= S0 ;</pre>
                                                                                            ELSIF (CLK'EVENT AND CLK='1') THEN CURRENT STATE<= NEXT STATE;
     SIGNAL STATE : STATE TYPE;
     CONSTANT SO: STATE TYPE:="001":
                                                                                   END PROCESS:
     CONSTANT S1: STATE TYPE:="010";
     CONSTANT S2: STATE TYPE:="100";
                                                                                    LOGIC: PROCESS (A. CURRENT STATE)
     SIGNAL CURRENT STATE, NEXT STATE : STATE TYPE;
                                                                                        CASE CURRENT STATE IS
     FF: PROCESS (CLK, RST)
                                                                                            WHEN SO => IF (A='0') THEN F <= '0';
                                                                                                                              NEXT STATE <= S0:
             IF (RST='1') THEN CURRENT STATE <= S0 ;</pre>
                                                                                                                    ELSE F <= '0':
             ELSIF (CLK'EVENT AND CLK='1') THEN CURRENT STATE<= NEXT STATE;
                                                                                                                              NEXT STATE <= S1;
             END IF ;
                                                                                                                   END IF;
    END PROCESS:
                                                                                             WHEN OTHERS => CURRENT STATE <= S0:
     LOGIC: PROCESS (A, CURRENT STATE)
                                                                                         END CASE:
                                                                                37 END PROCESS:
         CASE CURRENT STATE IS
                                                                                38 END FSM;
             WHEN SO => IF (A='0') THEN F <= '0';
                                               NEXT STATE <= SA.
```

## Finite State Machines Design Example

- Control Unit of a Vending Machine
- INPUTS:
  - a. Clock signal
  - **b.** Reset Signal
  - c. Coin
- OUTPUTS:
  - a. Change
  - b. Dispensed drink

## Finite State Machines Design Example

- Additional info:
  - a. Only one soft drink is dispensed
  - **b.** A drink costs 35 cents
- Different inputs for different coins (nickel(5), dime(10), quarter(25)), different outputs for different change plus an output for dispense.

# Finite State Machines Design Example

```
LIBRARY ieee:
                                                                                      next state <= TWENTYFIVE:
                                                                                                                                                          IF (nickel in) THEN next state <= THIRTY:</pre>
USE ieee.std logic 1164.ALL;
                                                                                    END IF:
                                                                                                                                                          ELSIF (dime in) THEN
                                                                                                                                                            next state <= IDLE;</pre>
ENTITY drink dispenser IS
                                                                                  WHEN FIVE =>
                                                                                                                                                            dispense <= TRUE;</pre>
                                                                                    IF (nickel in) THEN next state <= TEN:
                                                                                                                                                          ELSIF (quarter in) THEN
  nickel in, dime in, quarter in: IN BOOLEAN;
                                                                                    ELSIF (dime in) THEN
                                                                                                                                                            next state <= IDLE;</pre>
                                                                                     next state <= FIFTEEN;
  reset, clk: IN STD LOGIC;
                                                                                                                                                            dispense <= TRUE;
 nickel out, dime out, dispense: OUT BOOLEAN
                                                                                    ELSIF (quarter in) THEN
                                                                                                                                                            dime out <= TRUE:
                                                                                      next state <= THIRTY;</pre>
                                                                                                                                                            nickel out <= TRUE;</pre>
END drink dispenser:
                                                                                    END IF:
                                                                                                                                                          END IF:
                                                                                  WHEN TEN =>
                                                                                                                                                        WHEN THIRTY =>
ARCHITECTURE fsm OF drink dispenser IS
                                                                                    IF (nickel in) THEN next state <= FIFTEEN;</pre>
                                                                                                                                                          IF (nickel in) THEN
TYPE state type IS (IDLE, FIVE, TEN, FIFTEEN,
                                                                                    ELSIF (dime in) THEN
                                                                                                                                                            next state <= IDLE:
                                                                                      next state <= TWENTY;</pre>
                                                                                                                                                            dispense <= TRUE:
                     TWENTY, TWENTYFIVE, THIRTY, OWE DIME);
                                                                                    ELSIF (quarter in) THEN
                                                                                                                                                          ELSIF (dime in) THEN
SIGNAL current state, nest state: state type;
                                                                                      next state <= IDLE;</pre>
                                                                                                                                                            next state <= IDLE;</pre>
                                                                                      dispense <= TRUE;
                                                                                                                                                            dispense <= TRUE;
  PROCESS(nickel in, dime in, quarter in, current state, reset, clk)
                                                                                    END IF:
                                                                                                                                                            nickel out <= TRUE:
                                                                                  WHEN FIFTEEN =>
                                                                                                                                                          ELSIF (quarter in) THEN
                                                                                    IF (nickel in) THEN next state <= TWENTY;</pre>
                                                                                                                                                            next state <= OWE DIME;
    next state <= current state:
                                                                                    ELSIF (dime in) THEN
                                                                                                                                                            dispense <= TRUE:
    nickel out <= FALSE;</pre>
                                                                                                                                                            dime out <= TRUE;</pre>
    dime out <= FALSE:
                                                                                    ELSIF (quarter in) THEN
                                                                                                                                                          END IF:
    dispense <= FALSE:
                                                                                      next state <= IDLE;</pre>
                                                                                                                                                        WHEN OWE DIME =>
                                                                                      dispense <= TRUE;
                                                                                                                                                         next state <= IDLE;
                                                                                      nickel out <= TRUE:
                                                                                                                                                          dime out <= TRUE:
    IF reset = '1' THEN next state <= IDLE;</pre>
                                                                                    END IF:
                                                                                                                                                     END CASE:
                                                                                  WHEN TWENTY =>
                                                                                                                                                   END IF:
                                                                                                                                                 END PROCESS:
      CASE current state IS
                                                                                    IF (nickel in) THEN next state <= TWENTYFIVE;</pre>
        WHEN IDLE =>
                                                                                    ELSIF (dime in) THEN
          IF (nickel in) THEN
                                                                                      next state <= THIRTY:
            next state <= FIVE;
                                                                                    ELSIF (quarter in) THEN
          ELSIF (dime in) THEN
                                                                                      next state <= IDLE;
           next state <= TEN:
                                                                                      dispense <= TRUE:
          ELSIF (quarter in) THEN
                                                                                      dime out <= TRUE;</pre>
                                                                                                                                                   WAIT UNTIL clk'EVENT AND clk = '1';
            next state <= TWENTYFIVE:
                                                                                    END IF:
                                                                                                                                                   current state <= next state:
                                                                                  WHEN TWENTYFIVE =>
                                                                                                                                                 END PROCESS:
          END IF;
                                                                                    IF (nickel in) THEN next state <= THIRTY;</pre>
                                                                                                                                         110 END fsm;
        WHEN FIVE =>
```