
VHDL Basics


Δαδαλιάρης Αντώνιος dadaliaris@cs.uth.gr

- A signal can be present at both sides of a concurrent assignment statement.
 - my_signal <= my_signal AND another_signal;
 - Q <= ((NOT q) AND (NOT en)) OR x;
- Although the first statement is syntactically right, it is bad practice to use it this way since it can lead to obscure synthesis results.


Conditional Signal Assignment Statements



 Conditional signal assignment statements are represented by multiplexers.



- Binary Decoder:
 - o Input: n-bit
 - Output: 2ⁿ-bit
 - Truth Table:
 - s x00 000101 001010 0100
 - 11 1000



- Arithmetic Logic Unit (ALU):
 - Functionality
 - 0--- src1 + 1
 - 100 src1 + src2
 - 101 src1 src2
 - 110 src1 and src2
 - 111 src1 or src2

	• test.vhd	- 1	□ test.vhd
1	LIBRARY ieee;	2 10);
2	USE ieee.std_logic_1164.ALL;	11	END simplified_alu;
3	USE numeric_std.ALL;		
4			ARCHITECTURE arch OF simplified_alu IS
5	ENTITY simplified_alu IS		SIGNAL: sum: std_logic_vector(7 DOWNTO 0);
6	PORT(SIGNAL diff: std_logic_vector(7 DOWNTO 0);
7	func: IN std_logic_vector(2 DOWNTO 0);		SIGNAL incr: std_logic_vector(7 DOWNTO 0);
8	<pre>src1, src2: IN std_logic_vector(7 DOWNTO 0);</pre>		BEGIN
9	result: OUT std_logic_vector(7 DOWNTO 0)		sum <= std_logic_vector(signed(src1) + signed(src2));
10);		<pre>diff <= std_logic_vector(signed(src1) - signed(src2));</pre>
11	END simplified_alu;		<pre>incr <= std_logic_vector(signed(src1) + 1);</pre>
12			result <= incr WHEN func(2) = '0' ELSE
13	ARCHITECTURE arch OF simplified_alu IS		sum WHEN func(1 DOWNTO 0) = "00" ELSE
14	SIGNAL: sum: std_logic_vector(7 DOWNTO 0)		diff WHEN func(1 DOWNTO 0) = "01" ELSE
15	SIGNAL diff: std_logic_vector(7 DOWNTO 0);		scr1 AND src2 WHEN func(1 DOWNTO 0) = "10" EI
16	SIGNAL incr: std_logic_vector(7 DOWNTO 0);		src1 OR src2;
17	BEGIN	26	END arch;
18	sum <= std_logic_vector(signed(src1) + signed(s		
- // - // - // - // - // - // Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd 0 0 0 0 26:10 • LF UTF-8 VHDL			

Selected Signal Assignment Statements

```
test.vhd
        WITH select expr SELECT
              signal name <= value 1 WHEN choice 1,
             value 2 WHEN choice 2,
              value n WHEN choice n;
6
~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd
```

VHDL: Concurrent Signal Assignment

Statements

```
LIBRARY ieee;
       USE ieee.std logic 1164.ALL;
       ENTITY mux4to1 IS
       PORT(
           a, b, c, d: IN std logic vector(7 DOWNTO 0);
           s: IN std logic vector(1 DOWNTO 0);
           x: OUT std logic vector(7 DOWNTO 0));
       END mux4to1;
       ARCHITECTURE arch OF mux4to1 IS
       BEGIN
           WITH s SELECT
                x \le a WHEN "00",
                     b WHEN "01",
                     d WHEN OTHERS;
       END arch:
/Desktop/Avánτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd
```

VHDL: Sequential Statements

 In order to use sequential statements we need to have a process written in our VHDL code. A process includes a number of sequential statements that define the behavior of a circuit.

- Processes run concurrently with the rest of the statements defined in the code.
 - You can consider any process as a black box.

- Sequential Statements (process):
 - wait
 - sequential signal assignment
 - if-else
 - case
 - o for
 - 0

Processes with sensitivity list vs. Processes without sensitivity

- Process with sensitivity list:
 - Syntax:

```
PROCESS (sensitivity list)
     declarations
     BEGIN
           sequential statements;
                 . . . .
           sequential statements;
END PROCESS;
```

- Process without sensitivity list:
 - Syntax:


```
PROCESS (sensitivity list)
     declarations
     BEGIN
           sequential statements;
                 . . . .
           sequential statements;
           WAIT ON/ WAIT UNTIL/ WAIT FOR statement
END PROCESS:
```


Process with sensitivity list:

- A process is either active or inactive (in a sense like functions in any programming language).
- A process becomes active when a signal from the sensitivity list changes its value. It then becomes inactive until another change is reported.
- When describing a sequential circuit, every input should be placed in the sensitivity list.

Process without sensitivity list:

 The process runs until a wait statement is reached, and then it becomes inactive.





VHDL: Keywords

abs, configuration, impure, null, rem, type, access, in, of, report, unaffected, after, disconnect, if, inertial, return, units, alias, downto, inout, open, rol, all, else, is, or, ror, use, and, label, others, select, variable, end, library, on, severity, wait, array, entity, linkage, package, signal, assert, exit, literal, port, shared, while, attribute, loop, postponed, sla, out, with, begin, for, procedure, sll, xnor, block, function, mod, sra, xor, body, generate, nand, pure, srl, generic, new, range, subtype, bus, group, next, then, case, guarded, nor, register, to, when, not, reject, constant, transport, architecture, until, elsif, file, map, process, component, buffer, record