

VHDL Basics


Δαδαλιάρης Αντώνιος
dadaliaris@cs.uth.gr

VHDL: Concurrent Signal Assignment Statements

- A signal can be present at both sides of a concurrent assignment statement.
 - `my_signal <= my_signal AND another_signal;`
 - `Q <= ((NOT q) AND (NOT en)) OR x;`
- Although the first statement is syntactically right, it is bad practice to use it this way since it can lead to obscure synthesis results.

VHDL: Concurrent Signal Assignment Statements (cont.)

- Conditional Signal Assignment Statements



```
test.vh  
1  signal_name <= value_1 when boolean_expression_1 else  
2      value_2 when boolean_expression_2 else  
3      ....  
4      value_n;
```

The screenshot shows a code editor with a dark background. The file name 'test.vh' is in the top left. The code is a conditional signal assignment statement. Line 1: 'signal_name <= value_1 when boolean_expression_1 else'. Line 2: 'value_2 when boolean_expression_2 else'. Line 3: '....'. Line 4: 'value_n;'. The cursor is at the end of line 4. The bottom status bar shows the file path '~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd*', three zeros '0 0 0', the time '4:31', and encoding options 'LF UTF-8 VHDL'.

VHDL: Concurrent Signal Assignment Statements (cont.)

- Conditional signal assignment statements are represented by multiplexers.

```
test.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  ENTITY mux4to1 IS
4  PORT(
5      a: IN std_logic_vector(7 DOWNTO 0);
6      b: IN std_logic_vector(7 DOWNTO 0);
7      c: IN std_logic_vector(7 DOWNTO 0);
8      d: IN std_logic_vector(7 DOWNTO 0);
9      s: IN std_logic_vector(1 DOWNTO 0);
10     x: OUT std_logic_vector(7 DOWNTO 0)
11 );
12 END mux4to1;
13 ARCHITECTURE arch OF mux4to1 IS
14 BEGIN
15     x <= a WHEN (s = "00") ELSE
16         b WHEN (s = "01") ELSE
17         c WHEN (s = "10") ELSE
18         d;
19 END arch;
```

VHDL: Concurrent Signal Assignment Statements (cont.)

- Binary Decoder:
 - Input: n-bit
 - Output: 2^n -bit
 - Truth Table:

■	s	x
	00	0001
	01	0010
	10	0100
	11	1000

VHDL: Concurrent Signal Assignment Statements (cont.)

```
test.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  ENTITY binary_decoder IS
4  PORT(
5      s: IN std_logic_vector(1 DOWNTO 0);
6      x: OUT std_logic_vector(3 DOWNTO 0)
7  );
8  END binary_decoder;
9  ARCHITECTURE arch OF binary_decoder IS
10 BEGIN
11     x <= "0001" WHEN (s = "00") ELSE
12         "0010" WHEN (s = "01") ELSE
13         "0100" WHEN (s = "10") ELSE
14         "1000";
15 END arch;
```

~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd 0 0 0 15:10 LF UTF-8 VHDL

VHDL: Concurrent Signal Assignment Statements (cont.)

- Arithmetic Logic Unit (ALU):
 - Functionality
 - 0--- $\text{src1} + 1$
 - 100 $\text{src1} + \text{src2}$
 - 101 $\text{src1} - \text{src2}$
 - 110 $\text{src1} \text{ and } \text{src2}$
 - 111 $\text{src1} \text{ or } \text{src2}$


VHDL: Concurrent Signal Assignment Statements (cont.)

```
test.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE numeric_std.ALL;
4
5  ENTITY simplified_alu IS
6  PORT(
7      func: IN std_logic_vector(2 DOWNTO 0);
8      src1, src2: IN std_logic_vector(7 DOWNTO 0);
9      result: OUT std_logic_vector(7 DOWNTO 0)
10 );
11 END simplified_alu;
12
13 ARCHITECTURE arch OF simplified_alu IS
14     SIGNAL sum: std_logic_vector(7 DOWNTO 0);
15     SIGNAL diff: std_logic_vector(7 DOWNTO 0);
16     SIGNAL incr: std_logic_vector(7 DOWNTO 0);
17 BEGIN
18     sum <= std_logic_vector(signed(src1) + signed(s
19
20 test.vhd
10 );
11 END simplified_alu;
12
13 ARCHITECTURE arch OF simplified_alu IS
14     SIGNAL sum: std_logic_vector(7 DOWNTO 0);
15     SIGNAL diff: std_logic_vector(7 DOWNTO 0);
16     SIGNAL incr: std_logic_vector(7 DOWNTO 0);
17 BEGIN
18     sum <= std_logic_vector(signed(src1) + signed(src2));
19     diff <= std_logic_vector(signed(src1) - signed(src2));
20     incr <= std_logic_vector(signed(src1) + 1);
21     result <= incr WHEN func(2) = '0' ELSE
22         sum WHEN func(1 DOWNTO 0) = "00" ELSE
23         diff WHEN func(1 DOWNTO 0) = "01" ELSE
24         src1 AND src2 WHEN func(1 DOWNTO 0) = "10" ELSE
25         src1 OR src2;
26 END arch;
```

~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd 0 0 0 26:10 LF UTF-8 VHDL

VHDL: Concurrent Signal Assignment Statements (cont.)

- Selected Signal Assignment Statements



```
test.vhd
1  WITH select_expr SELECT
2      signal_name <= value_1 WHEN choice_1,
3      value_2 WHEN choice_2,
4      ....
5      value_n WHEN choice_n;
6
```

The screenshot shows a code editor with a dark theme. The file name 'test.vhd' is in the top left. The code is a selected signal assignment statement. Line 1: 'WITH select_expr SELECT'. Line 2: 'signal_name <= value_1 WHEN choice_1,'. Line 3: 'value_2 WHEN choice_2,'. Line 4: '....'. Line 5: 'value_n WHEN choice_n;'. Line 6: an empty line with a cursor. The bottom status bar shows the file path '~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd', three zeros '0 0 0', the cursor position '6:1', and encoding information 'LF UTF-8 VHDL'.

VHDL: Concurrent Signal Assignment Statements

```
test.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  ENTITY mux4to1 IS
4  PORT(
5      a, b, c, d: IN std_logic_vector(7 DOWNTO 0);
6      s: IN std_logic_vector(1 DOWNTO 0);
7      x: OUT std_logic_vector(7 DOWNTO 0));
8  END mux4to1;
9  ARCHITECTURE arch OF mux4to1 IS
10 BEGIN
11     WITH s SELECT
12         x <= a WHEN "00",
13             b WHEN "01",
14             c WHEN "10",
15             d WHEN OTHERS;
16 END arch;
```

~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd 0 0 0 16:10 LF UTF-8 VHDL

VHDL: Sequential Statements

- In order to use sequential statements we need to have a process written in our VHDL code. A process includes a number of sequential statements that define the behavior of a circuit.
- Processes run concurrently with the rest of the statements defined in the code.
 - You can consider any process as a black box.

VHDL: Sequential Statements (cont.)

- Sequential Statements (process):
 - wait
 - sequential signal assignment
 - if-else
 - case
 - for
 -
- Processes with sensitivity list vs. Processes without sensitivity

VHDL: Sequential Statements (cont.)

- Process with sensitivity list:
 - Syntax:

```
PROCESS (sensitivity list)
```

```
    declarations
```

```
    BEGIN
```

```
        sequential statements;
```

```
        ....
```

```
        sequential statements;
```

```
    END PROCESS;
```

VHDL: Sequential Statements (cont.)

- Process without sensitivity list:
 - Syntax:

```
PROCESS (sensitivity list)
```

```
    declarations
```

```
    BEGIN
```

```
        sequential statements;
```

```
        ....
```

```
        sequential statements;
```


```
        WAIT ON/ WAIT UNTIL/ WAIT FOR statement
```

```
    END PROCESS;
```

VHDL: Sequential Statements (cont.)

- **Process with sensitivity list:**
 - A process is either active or inactive (in a sense like functions in any programming language).
 - A process becomes active when a signal from the sensitivity list changes its value. It then becomes inactive until another change is reported.
 - When describing a sequential circuit, every input should be placed in the sensitivity list.
- **Process without sensitivity list:**
 - The process runs until a wait statement is reached, and then it becomes inactive.

VHDL: Sequential Statements (cont.)



```
test.vh 1 PROCESS(a, b, c, d)
2 BEGIN
3     y <= a OR c;
4     y <= a AND b;
5     y <= c AND d;
6 END PROCESS;
7
8
9
10

test.vh 16 PROCESS(a, b, c, d)
17 BEGIN
18     y <= c AND d;
19 END PROCESS;
20
21
22
23
24
25
```

~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd* 0 0 0 25:1 LF UTF-8 VHDL

VHDL: Sequential Statements (cont.)

```
test.vhd
1  --IF STATEMENT
2  IF bool_expr THEN
3      seq_statements;
4  ELSIF bool_expr2 THEN
5      seq_statements;
6  ...
7  ELSE
8      seq_statements;
9  END IF;
10
11
12
13
14
15

test.vhd
17 --CASE STATEMENT
18 CASE case_expr IS
19     WHEN choice1 =>
20         seq_statements;
21     WHEN choice2 =>
22         seq_statements;
23     ...
24     WHEN choicen =>
25         seq_statements;
26 END CASE;
27
28
29
30
31

test.vhd
34 --FOR LOOP
35 FOR index IN l_range LOOP
36     seq_statements;
37 END LOOP;
38
39
40
41
42
43
44
45
46
47
48
```

~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd* 0 0 0 48:1 LF UTF-8 VHDL

VHDL: Keywords

abs, configuration, impure, null, rem, type, access, in, of, report, unaffected, after, disconnect, if, inertial, return, units, alias, downto, inout, open, rol, all, else, is, or, ror, use, and, label, others, select, variable, end, library, on, severity, wait, array, entity, linkage, package, signal, assert, exit, literal, port, shared, while, attribute, loop, postponed, sla, out, with, begin, for, procedure, sll, xnor, block, function, mod, sra, xor, body, generate, nand, pure, srl, generic, new, range, subtype, bus, group, next, then, case, guarded, nor, register, to, when, not, reject, constant, transport, architecture, until, elsif, file, map, process, component, buffer, record