

# VHDL Basics

Δαδαλιάρης Αντώνιος  
[dadaliaris@cs.uth.gr](mailto:dadaliaris@cs.uth.gr)

# VHDL: 8-bit BCD Counter

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY counter IS
5  PORT(
6      clock_enable, clock, reset: IN STD_LOGIC;
7      outpt: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
8  END counter;
9
10 ARCHITECTURE behavioral OF counter IS
11     SIGNAL temp: STD_LOGIC_VECTOR(7 DOWNTO 0);
12 BEGIN
13     PROCESS(clock, reset)
14     BEGIN
15         IF (reset = '1') THEN
16             temp <= "00000000";
17         ELSIF (RISING_EDGE(clock)) THEN
18             IF (clock_enable = '0') THEN
19                 IF (temp = "10000001") THEN
```

```
ex.vhd
11     SIGNAL temp: STD_LOGIC_VECTOR(7 DOWNTO 0);
12 BEGIN
13     PROCESS(clock, reset)
14     BEGIN
15         IF (reset = '1') THEN
16             temp <= "00000000";
17         ELSIF (RISING_EDGE(clock)) THEN
18             IF (clock_enable = '0') THEN
19                 IF (temp = "10000001") THEN
20                 temp <= "00000000";
21                 ELSE temp <= temp + 1;
22             END IF;
23         END IF;
24     END IF;
25 END PROCESS;
26
27 outpt<=temp;
28 END behavioral;
29
```

# VHDL: 8-bit Binary Counter (with load enable)

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY count8 IS
5  PORT(
6      din: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
7      clk, load: IN STD_LOGIC;
8      dout: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
9  END count8;
10
11  ARCHITECTURE behavioral OF count8 IS
12  BEGIN
13  PROCESS(clk)
14      VARIABLE count: UNSIGNED(7 DOWNTO 0) := "00000000";
15  BEGIN
16      IF (clk'EVENT AND clk = '1') THEN
17          IF load = '1' THEN count := din;
18          ELSE count := count + 1;
19          END IF;
20      END IF;
21
22      dout <= count;
23  END PROCESS;
24  END behavioral;
25
```

~/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 24:4 LF UTF-8 VHDL

# VHDL: Finite State Machines (FSMs)

- A Finite State Machine is a mathematical model computation. It is an abstract machine that can be in exactly one of a finite number of states at any given time.
- An FSM can change from one state to another in response to some external inputs (transition).
- An FSM is defined by a list of its states and the conditions for each transition.

# VHDL: Finite State Machines (FSMs)



- FSM examples:
  - Vending Machines
  - Elevators
  - Traffic Lights
- Usage (modeling reactive systems):
  - Electrical Engineering
  - Linguistics
  - Computer Science (digital systems, compilers, network protocols)
  - Philosophy
  - Biology

# VHDL: Finite State Machines (FSMs)

- In digital design, Finite State Machines are used to model the **behavior** of a design/circuit. (TIP: behavior -> processes in our code).
- The behavior is described by a number of states, a set of input events and a set of transitions between the aforementioned states.
- The hardware implementation of an FSM requires the use of a register for storing the states, a combinational block for the definition of the transitions and a combinational block defining the outputs.


# VHDL: FSM Categories

- Mealy:
  - Outputs are a function of both states and inputs (outputs depend on the state of the machine and the input value).
- Moore:
  - Outputs are a function of the state only (outputs depend only on the state of the machine).



# VHDL: FSM Categories

- Example (LED controller)






# VHDL: Finite State Machines Design

1. Functional specification
2. State Transition Diagram
3. State Transition Table
4. State Encoding
5. Generate Logic Functions
6. Circuit Diagram


# VHDL: Moore Machine



```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY moore IS
5  PORT(
6      tin: IN STD_LOGIC;
7      clk: IN STD_LOGIC;
8      areset: IN STD_LOGIC;
9      tout: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
10  END moore;
11
12  ARCHITECTURE arch OF moore IS
13  -- state declaration, define a type for state and a signal of that
14  TYPE state_type IS (s0, s1, s2, s3);
15  SIGNAL state: state_type;
16  BEGIN
17  -- clocked process
18  PROCESS(clk, areset)
19  BEGIN
20      IF areset = '1' THEN state = s0;
21  END IF;
```

```
21  ELSIF (clk'EVENT AND clk = '1') THEN
22      CASE state IS
23          WHEN s0 => IF tin = '1' THEN state <= s1;
24          END IF;
25          ....
26          WHEN s3=> IF tin = '0' THEN state <= s4;
27          END IF;
28      END CASE;
29  END IF;
30  END PROCESS;
31  --combinational process
32  PROCESS(state)
33  BEGIN
34      CASE state IS
35          WHEN s0 => res<="0000";
36          ....
37          WHEN s3=> res<="1111";
38      END CASE;
39  END PROCESS;
40  END arch;
```


# VHDL: Mealy Machine



```
ex.vhdl — cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών — ~/Downloads/old_laptop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών — Atom
File Edit View Selection Find Packages Help

ex.vhdl
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY mealy IS
5  PORT(
6      inp, clk, arst: IN STD_LOGIC;
7      outp: OUT STD_LOGIC);
8  END mealy;
9
10 ARCHITECTURE fsm OF mealy IS
11     SUBTYPE state_type IS (S0, S1, S2);
12     SIGNAL state: state_type;
13
14 BEGIN
15     PROCESS (clk, arst)
16     BEGIN
17         IF (arst = '1') THEN state <= S0 ;
18         ELSIF (clk'EVENT AND clk = '1') THEN
19             CASE state IS
20                 WHEN s0 =>
21                     IF inp = 1 THEN state <= S1;
22                     END IF;
23                     IF inp = 0 THEN state <= S2;
24                     END IF;
25                 WHEN s1 =>
26                     ....
27                 WHEN s2 =>
28                     ....
29             END CASE;
30         END IF ;
31     END PROCESS;
32
33     PROCESS (inp, state)
34     BEGIN
35         CASE state IS
36             WHEN S0 =>
37                 outp <= '1';
38             WHEN S1 =>
39                 IF inp = '1' THEN outp <= '0';
40                 ELSE outp <= '1';
41                 END IF;
42             WHEN S2 =>
43                 ....
44             END CASE;
45         END PROCESS;
46     END fsm;
47
```

# VHDL: String Detector



```
ex.vhd — cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών — ~/Downloads/old_laptop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών — Atom
File Edit View Selection Find Packages Help

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY MEALY IS
5  PORT(
6      A, CLK, RST: IN STD_LOGIC;
7      F: OUT STD_LOGIC);
8  END MEALY;
9
10 ARCHITECTURE FSM OF MEALY IS
11     SUBTYPE STATE_TYPE IS STD_LOGIC_VECTOR (2 DOWNTO 0);
12
13     SIGNAL STATE : STATE_TYPE;
14     CONSTANT S0: STATE_TYPE:="001";
15     CONSTANT S1: STATE_TYPE:="010";
16     CONSTANT S2: STATE_TYPE:="100";
17     SIGNAL CURRENT_STATE, NEXT_STATE : STATE_TYPE;
18     BEGIN
19     FF: PROCESS (CLK, RST)
20     BEGIN
21         IF (RST='1') THEN CURRENT_STATE <= S0 ;
22         ELSIF (CLK'EVENT AND CLK='1') THEN CURRENT_STATE<= NEXT_STATE;
23         END IF ;
24     END PROCESS;
25
26     LOGIC:PROCESS (A, CURRENT_STATE)
27     BEGIN
28         CASE CURRENT_STATE IS
29         WHEN S0 => IF (A='0') THEN F <= '0';
30                     NEXT_STATE <= S0;
31         ELSE F <= '0';
32                     NEXT_STATE <= S1;
33         END IF;
34         ....
35         WHEN OTHERS => CURRENT_STATE <= S0;
36         END CASE;
37     END PROCESS;
38     END FSM;
39
```

# Finite State Machines Design Example

- Control Unit of a Vending Machine
- INPUTS:
  - a. Clock signal
  - b. Reset Signal
  - c. Coin
- OUTPUTS:
  - a. Change
  - b. Dispensed drink

# Finite State Machines Design Example

- Additional info:
  - a. Only one soft drink is dispensed
  - b. A drink costs 35 cents
- Different inputs for different coins (nickel(5), dime(10), quarter(25)), different outputs for different change plus an output for dispense.

# Finite State Machines Design Example

```
ex.vhdl
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY drink_dispenser IS
5  PORT(
6    nickel_in, dime_in, quarter_in: IN BOOLEAN;
7    reset, clk: IN STD_LOGIC;
8    nickel_out, dime_out, dispense: OUT BOOLEAN
9  );
10 END drink_dispenser;
11
12 ARCHITECTURE fsm OF drink_dispenser IS
13 TYPE state_type IS (IDLE, FIVE, TEN, FIFTEEN,
14                     TWENTY, TWENTYFIVE, THIRTY, OWE_DIME);
15 SIGNAL current_state, next_state: state_type;
16
17 BEGIN
18 PROCESS(nickel_in, dime_in, quarter_in, current_state, reset, clk)
19 BEGIN
20   --Default assignments
21   next_state <= current_state;
22   nickel_out <= FALSE;
23   dime_out <= FALSE;
24   dispense <= FALSE;
25
26   --Synchronous reset
27   IF reset = '1' THEN next_state <= IDLE;
28   ELSE
29     CASE current_state IS
30       WHEN IDLE =>
31         IF (nickel_in) THEN
32           next_state <= FIVE;
33         ELSIF (dime_in) THEN
34           next_state <= TEN;
35         ELSIF (quarter_in) THEN
36           next_state <= TWENTYFIVE;
37         END IF;
38
39       WHEN FIVE =>
```

```
ex.vhdl
36   next_state <= TWENTYFIVE;
37   END IF;
38
39   WHEN FIVE =>
40     IF (nickel_in) THEN next_state <= TEN;
41     ELSIF (dime_in) THEN
42       next_state <= FIFTEEN;
43     ELSIF (quarter_in) THEN
44       next_state <= THIRTY;
45     END IF;
46   WHEN TEN =>
47     IF (nickel_in) THEN next_state <= FIFTEEN;
48     ELSIF (dime_in) THEN
49       next_state <= TWENTY;
50     ELSIF (quarter_in) THEN
51       next_state <= IDLE;
52     ELSE
53       dispense <= TRUE;
54     END IF;
55   WHEN FIFTEEN =>
56     IF (nickel_in) THEN next_state <= TWENTY;
57     ELSIF (dime_in) THEN
58       next_state <= TWENTYFIVE;
59     ELSIF (quarter_in) THEN
60       next_state <= IDLE;
61     ELSE
62       dispense <= TRUE;
63     END IF;
64   WHEN TWENTY =>
65     IF (nickel_in) THEN next_state <= TWENTYFIVE;
66     ELSIF (dime_in) THEN
67       next_state <= THIRTY;
68     ELSIF (quarter_in) THEN
69       next_state <= IDLE;
70     ELSE
71       dispense <= TRUE;
72     END IF;
73   WHEN TWENTYFIVE =>
74     IF (nickel_in) THEN next_state <= THIRTY;
```

```
ex.vhdl
73   IF (nickel_in) THEN next_state <= THIRTY;
74   ELSIF (dime_in) THEN
75     next_state <= IDLE;
76     dispense <= TRUE;
77   ELSIF (quarter_in) THEN
78     next_state <= IDLE;
79     dispense <= TRUE;
80     dime_out <= TRUE;
81     nickel_out <= TRUE;
82   END IF;
83   WHEN THIRTY =>
84     IF (nickel_in) THEN
85       next_state <= IDLE;
86       dispense <= TRUE;
87     ELSIF (dime_in) THEN
88       next_state <= IDLE;
89       dispense <= TRUE;
90       nickel_out <= TRUE;
91     ELSIF (quarter_in) THEN
92       next_state <= OWE_DIME;
93       dispense <= TRUE;
94       dime_out <= TRUE;
95     END IF;
96   WHEN OWE_DIME =>
97     next_state <= IDLE;
98     dime_out <= TRUE;
99   END CASE;
100  END IF;
101 END PROCESS;
102
103 PROCESS
104 BEGIN
105   -- This process is used to synchronize
106   -- the state value with the clock value.
107   WAIT UNTIL clk'EVENT AND clk = '1';
108   current_state <= next_state;
109 END PROCESS;
110 END fsm;
111
```