
VHDL Basics

Δαδαλιάρης Αντώνιος dadaliaris@cs.uth.gr


Full Adder (behavioral description)




Full Adder (dataflow description)

```
test.vhd
       LIBRARY ieee:
       USE ieee.std logic 1164.ALL;
       ENTITY fa IS
       PORT(
         a, b, c : IN STD_LOGIC;
         s, cr : OUT STD LOGIC);
       END fa:
       ARCHITECTURE dataflow OF fa IS
       BEGIN
        s \le a XOR b XOR c;
         cr<= (a AND b) OR (b AND cin) OR (c AND a);
       END dataflow;
14
/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd 0 0 0 14:14
```

Full Adder (structural description)




Full Adder (structural description) (cont.)



VHDL: Testbench

- A testbench is a VHDL code that is used to perform simulations.
- A testbench consists of:
 - The design we want to simulate.
 - The inputs that are going to be fed to the design.
 - A procedure that checks the generated outputs.

VHDL: Testbench (cont.)



VHDL: Sequential Circuits


- Combinational Circuits:
 - Outputs depend solely on current inputs.
- Sequential Circuits:
 - Outputs depend on current and past inputs (memory).

- Basic Memory Elements:
 - D Latch
 - D Flip Flop
 - RAM

VHDL: Sequential Circuits (cont.)

- DFF:
 - Clock input
 - Data input
 - Negative/Positive Edge Triggered
 - Synchronous/Asynchronous Reset
 - Enable signal
 - Reset signal


VHDL: Positive Edge Triggered DFF



clk	q*	
0	q	
1	q	
4	d	

```
LIBRARY ieee:
      USE ieee.std logic 1164.ALL;
      ENTITY dff IS
      PORT(
        q: OUT STD LOGIC);
      END dff:
      ARCHITECTURE arch OF dff IS
      BEGIN
      PROCESS(clk)
         BEGIN
           IF (clk'EVENT AND clk='1') THEN q <= d;
           END IF:
      END PROCESS;
      END arch;
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 18:1
```


VHDL: DFF with Asynchronous Reset



reset	clk	q*
1	-	0
0	0	q
0	1	q
0	₹	d

```
ex.vhd
      LIBRARY ieee:
      USE ieee.std logic 1164.ALL;
      ENTITY dffr IS
      PORT(
        clk, reset, d: IN STD LOGIC;
        q: OUT STD LOGIC);
      END dffr:
      ARCHITECTURE arch OF dffr IS
      BEGIN
      PROCESS(clk,reset)
        BEGIN
           IF (reset='1') THEN q <='0';
           ELSIF RISING EDGE(clk) THEN q <= d;
           END IF:
      END PROCESS:
      END arch:
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 19:1
```

VHDL: DFF with Synchronous Reset



reset	clk	q*
1	-	0
0	0	q
0	1	q
0	£	d

```
ex.vhd
      LIBRARY ieee:
      USE ieee.std logic_1164.ALL;
      ENTITY dffr IS
      PORT(
        clk, reset, d: IN STD LOGIC;
        q: OUT STD LOGIC);
      END dffr;
      ARCHITECTURE arch OF dffr IS
      BEGIN
      PROCESS(clk)
           IF (clk'EVENT AND clk='1') THEN
             IF (reset = '1') THEN q <='0';
             ELSE q \le d;
             END IF;
           END IF;
      END PROCESS:
      END arch:
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 21:1 🔹 LF UTF-8 VHDL
```

VHDL: Registers

- Register:
 - Multiple DFFs
 - Same Clock
 - Same Reset

```
ex.vhd
      LIBRARY ieee:
      USE ieee.std logic 1164.ALL;
      ENTITY reg8 IS
      PORT(
         clk, reset: IN STD LOGIC;
        d: IN STD LOGIC VECTOR(7 DOWNTO 0);
      END reg8;
      ARCHITECTURE arch OF reg8 IS
      PROCESS(clk, reset)
           IF (reset='1') THEN q <= (OTHERS=>'0');
           ELSIF (clk'EVENT AND clk='1') THEN q <= d;
           END IF;
      END PROCESS;
      END arch:
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 20:1 • LF UTF-8 VHDI
```

VHDL: Shift Registers

- Categorized based on the way inputs are inserted and outputs are generated:
 - Serial In Serial Out (SISO)
 - Serial In Parallel Out (SIPO)
 - Parallel In Parallel Out (PIPO)
 - Parallel In Serial Out (PISO)

VHDL: Serial In - Serial Out

```
ex.vhd
                                                                            ex.vhd
                                                                         PORT(
      LIBRARY ieee:
      USE ieee.std logic 1164.ALL;
                                                                           si : IN STD LOGIC;
                                                                           so : OUT STD LOGIC);
      ENTITY siso IS
                                                                         END siso:
      PORT(
        clk: IN STD LOGIC;
                                                                         ARCHITECTURE arch OF siso IS
        so : OUT STD LOGIC);
      END siso:
                                                                         PROCESS (clk)
                                                                         BEGIN
      ARCHITECTURE arch OF siso IS
                                                                           IF (clk'EVENT AND clk='1') THEN
                                                                              temp(7 DOWNTO 1) \le temp(6 DOWNTO 0);
      PROCESS (clk)
                                                                           END IF:
      BEGIN
                                                                         END PROCESS:
        IF (clk'EVENT AND clk='1') THEN
                                                                         so \leq temp(7);
          temp(7 DOWNTO 1) \le temp(6 DOWNTO 0);
                                                                         END arch:
        END IF:
/Desktop/cs.uth Ερναστήριο Οργάνωση Ηλεκτρονικών Υπολονιστών/ex.vhd 0 0 0
```

VHDL: Serial In - Parallel Out

```
ex.vhd
      LIBRARY ieee:
      USE ieee.std logic 1164.ALL;
      ENTITY sipo IS
      PORT(
        po : INOUT STD LOGIC VECTOR(7 DOWNTO 0));
      END sipo;
      ARCHITECTURE arch OF sipo IS
      PROCESS(clk)
          IF (clk='1' AND clk'EVENT) THEN
            po(7 DOWNTO 1) \le po(6 DOWNTO 0);
          END IF:
      END PROCESS;
      END arch:
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 20:1
```

VHDL: Parallel In - Parallel Out

```
ex.vhd
      LIBRARY ieee:
      USE ieee.std logic 1164.ALL;
      ENTITY pipo IS
      PORT(
        clk: IN STD LOGIC;
        pi : IN STD LOGIC VECTOR(7 DOWNTO 0);
      END pipo;
      ARCHITECTURE arch OF pipo IS
      BEGIN
      PROCESS (clk)
        BEGIN
           IF (clk'EVENT AND clk='1') THEN po <= pi;
        END IF;
      END PROCESS:
      END arch:
/Desktop/cs.uth Ερναστήριο Ορνάνωση Ηλεκτρονικών Υπολονιστών/ex.vhd 0 0 0 19:1
```

VHDL: Parallel In - Serial Out

```
ex.vhd
                                                                           ex.vhd
      LIBRARY ieee:
                                                                        ARCHITECTURE arch OF piso IS
      USE ieee.std logic 1164.ALL;
                                                                        SIGNAL temp: STD LOGIC VECTOR(7 DOWNTO 0);
      ENTITY piso IS
      PORT(
                                                                        PROCESS (clk,pi,load)
        clk, load: IN STD LOGIC;
                                                                          BEGIN
                : IN STD LOGIC VECTOR(7 DOWNTO 0)
                                                                            IF (load='1') THEN
                : OUT STD LOGIC);
                                                                               temp(7 DOWNTO 0) \le pi(7 DOWNTO 0);
      END piso;
                                                                            ELSIF (clk'EVENT AND clk='1') THEN
                                                                              t \leq temp(7);
      ARCHITECTURE arch OF piso IS
                                                                               temp(7 DOWNTO 1) \le temp(6 DOWNTO 0);
      SIGNAL temp: STD LOGIC VECTOR(7 DOWNTO 0);
                                                                            END IF:
      BEGIN
                                                                        END PROCESS:
      PROCESS (clk,pi,load)
                                                                        so \leq t:
          IF (load='1') THEN
                                                                        END arch:
            temp(7 DOWNTO 0) \le pi(7 DOWNTO 0);
           ELSIE (all/EV/ENT AND all-11) THEN
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολονιστών/ex.vhd 0 0 0
```

VHDL: Register Characteristics

- Enable Signals
- Clear Signals
- Reset Signals
- Set Signals

VHDL: 8-bit BCD Counter

```
SIGNAL temp: STD_LOGIC_VECTOR(7 DOWNTO 0);
         ex.vhd
                                                                            ex vhd
      LIBRARY ieee;
      USE ieee.std logic 1164.ALL;
                                                                         PROCESS(clock, reset)
      ENTITY counter IS
                                                                            IF (reset = '1') THEN
      PORT(
                                                                              temp <= "00000000";
        clock enable, clock, reset: IN STD LOGIC;
                                                                            ELSIF (RISING EDGE(clock)) THEN
        outpt: OUT STD LOGIC VECTOR(7 DOWNTO 0));
                                                                              IF (clock enable = '0') THEN
      END counter:
                                                                                IF (temp = "10000001") THEN
      ARCHITECTURE behavioral OF counter IS
                                                                                ELSE temp \leq temp + 1;
      SIGNAL temp: STD LOGIC VECTOR(7 DOWNTO 0);
                                                                                END IF:
                                                                              END IF:
      PROCESS(clock, reset)
                                                                            END IF;
        BEGIN
                                                                         END PROCESS:
        IF (reset = '1') THEN
          temp <= "00000000";
        ELSIF (RISING EDGE(clock)) THEN
                                                                         END behavioral:
           IF (clock enable = '0') THEN
             IF (temp = "10000001") THEN
/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd
```

VHDL: 8-bit Binary Counter (with load enable)

