

# VHDL Basics

Δαδαλιάρης Αντώνιος  
[dadaliaris@cs.uth.gr](mailto:dadaliaris@cs.uth.gr)

# VHDL: Combinational Circuits

- Full Adder (behavioral description)

```
test.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY fa IS
5  PORT(
6      a, b, c : IN STD_LOGIC;
7      s, cr : OUT STD_LOGIC);
8  END fa;
9
10 ARCHITECTURE behavioral OF fa IS
11 BEGIN
12     PROCESS(a,b,c)
13     BEGIN
14         IF(a='0' AND b='0' AND c='0') THEN
15             s<='0';
16             cr<='0';
17         ELSIF( a='0' AND b='0' AND c='1') THEN
18
19
20
21         ELSE
22             s<='1'; cr<='1';
23         END IF;
24     END PROCESS;
25 END behavioral;
26
```

~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd 0 0 0 26:1 LF UTF-8 VHDL

# VHDL: Combinational Circuits

- Full Adder (dataflow description)

```
test.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY fa IS
5  PORT(
6      a, b, c : IN STD_LOGIC;
7      s, cr : OUT STD_LOGIC);
8  END fa;
9
10 ARCHITECTURE dataflow OF fa IS
11 BEGIN
12     s<= a XOR b XOR c;
13     cr<= (a AND b) OR (b AND cin) OR (c AND a);
14 END dataflow;
```

~/Desktop/Ανάπτυξη Τηλεπικοινωνιακών Συστημάτων Σε Υλικό/test.vhd 0 0 0 14:14 LF UTF-8 VHDL

# VHDL: Combinational Circuits

- Full Adder (structural description)

and_gate.vhd	or_gate.vhd	xor_gate.vhd
<pre>1  LIBRARY ieee; 2  USE ieee.std_logic_1164.ALL; 3 4  ENTITY and_gate IS 5  PORT( 6    a, b: IN STD_LOGIC; 7    c: OUT STD_LOGIC); 8  END and_gate; 9 10 ARCHITECTURE arch OF and_gate IS 11 BEGIN 12     c &lt;= a AND b; 13 END arch;</pre>	<pre>1  LIBRARY ieee; 2  USE ieee.std_logic_1164.ALL; 3 4  ENTITY or_gate IS 5  PORT( 6    a, b: IN STD_LOGIC; 7    c: OUT STD_LOGIC); 8  END or_gate; 9 10 ARCHITECTURE arch OF or_gate IS 11 BEGIN 12     c &lt;= a OR b; 13 END arch;</pre>	<pre>1  LIBRARY ieee; 2  USE ieee.std_logic_1164.ALL; 3 4  ENTITY xor_gate IS 5  PORT( 6    a, b: IN STD_LOGIC; 7    c: OUT STD_LOGIC); 8  END xor_gate; 9 10 ARCHITECTURE arch OF xor_gate IS 11 BEGIN 12     c &lt;= a XOR b; 13 END arch;</pre>

~/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/or\_gate.vhd 0 0 0 14:1

LF UTF-8 VHDL

# VHDL: Combinational Circuits

- Full Adder (structural description) (cont.)

```
fa.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY fa IS
5  PORT (
6      a, b, c : IN STD_LOGIC;
7      s, cr : OUT STD_LOGIC);
8  END fa;
9
10 ARCHITECTURE structural OF fa IS
11     COMPONENT and_gate
12     PORT(
13         a, b: IN STD_LOGIC;
14         c: OUT STD_LOGIC);
15     END COMPONENT;
16
17     COMPONENT or_gate
18     PORT(
19         a, b: IN STD_LOGIC;
20         c: OUT STD_LOGIC);
21     END COMPONENT;
22
23
24     PORT(
25         a, b: IN STD_LOGIC;
26         c: OUT STD_LOGIC);
27     END COMPONENT;
28
29     SIGNAL xor1_to_xor2: STD_LOGIC;
30     SIGNAL and1_result: STD_LOGIC;
31     SIGNAL and2_result: STD_LOGIC;
32     SIGNAL and3_result: STD_LOGIC;
33     SIGNAL or1_to_or2: STD_LOGIC;
34
35     BEGIN
36         label0: and_gate PORT MAP(a, b, and1_result);
37         label1: and_gate PORT MAP(b, c, and2_result);
38         label2: and_gate PORT MAP(c, a, and3_result);
39         label3: xor_gate PORT MAP(a, b, xor1_to_xor2);
40         label4: xor_gate PORT MAP(xor1_to_xor2, c, s);
41         label5: or_gate PORT MAP(and1_result, and2_result, or1_to_or2);
42         label6: or_gate PORT MAP(or1_to_or2, and3_result, cr);
43     END structural;
44
```

~/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/fa.vhd 0 0 0 44:1

LF UTF-8 VHDL

# VHDL: Testbench

- A testbench is a VHDL code that is used to perform simulations.
- A testbench consists of:
  - The design we want to simulate.
  - The inputs that are going to be fed to the design.
  - A procedure that checks the generated outputs.

# VHDL: Testbench (cont.)

```
testbench.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY even_detector_testbench IS
5  END even_detector_testbench;
6
7  ARCHITECTURE tb_arch OF even_detector_testbench IS
8  COMPONENT even_detector
9  PORT(
10     a: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
11     even: OUT STD_LOGIC);
12  END COMPONENT;
13
14  SIGNAL test_in: STD_LOGIC_VECTOR(2 DOWNTO 0);
15  SIGNAL test_out: STD_LOGIC;
16
17  BEGIN
18  dut: even_detector PORT MAP(a=>test_in, even =>test_out);
19
20  PROCESS
21  BEGIN
22     test_in <= "0000";
```

```
testbench.vhd
21  BEGIN
22     test_in <= "0000";
23     WAIT FOR 100 ns;
24     ....
25  END PROCESS;
26
27  PROCESS
28     VARIABLE error_status: BOOLEAN;
29     BEGIN
30         WAIT ON test_in;
31         WAIT FOR 100 ns;
32
33         IF ((test_in="0000" AND test_out='1') OR
34             (... ) OR (...)) THEN error_status := FALSE;
35         ELSE
36             error_status := TRUE;
37         END IF;
38
39         ASSERT NOT error_status REPORT "failed" SEVERITY note;
40     END PROCESS;
41  END tb_arch;
42
```

# VHDL: Sequential Circuits


- Combinational Circuits:
  - Outputs depend solely on current inputs.
- Sequential Circuits:
  - Outputs depend on current and past inputs (memory).
- Basic Memory Elements:
  - D Latch
  - D Flip Flop
  - RAM




# VHDL: Sequential Circuits (cont.)

- DFF:
  - Clock input
  - Data input
  - Negative/Positive Edge Triggered
  - Synchronous/Asynchronous Reset
  - Enable signal
  - Reset signal

# VHDL: Positive Edge Triggered DFF





clk	q*
0	q
1	q
	d

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY dff IS
5  PORT(
6      clk, d: IN STD_LOGIC;
7      q: OUT STD_LOGIC);
8  END dff;
9
10 ARCHITECTURE arch OF dff IS
11 BEGIN
12 PROCESS(clk)
13 BEGIN
14     IF (clk'EVENT AND clk='1') THEN q <= d;
15     END IF;
16 END PROCESS;
17 END arch;
18
```

~/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 18:1 ● LF UTF-8 VHDL

# VHDL: DFF with Asynchronous Reset





reset	clk	q*
1	-	0
0	0	q
0	1	q
0		d

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY dffr IS
5  PORT(
6      clk, reset, d: IN STD_LOGIC;
7      q: OUT STD_LOGIC);
8  END dffr;
9
10 ARCHITECTURE arch OF dffr IS
11 BEGIN
12 PROCESS(clk,reset)
13 BEGIN
14     IF (reset='1') THEN q <='0';
15     ELSIF RISING_EDGE(clk) THEN q <= d;
16     END IF;
17 END PROCESS;
18 END arch;
19
```

~/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 19:1 LF UTF-8 VHDL

# VHDL: DFF with Synchronous Reset



reset	clk	q*
1	-	0
0	0	q
0	1	q
0		d

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY dffr IS
5  PORT(
6      clk, reset, d: IN STD_LOGIC;
7      q: OUT STD_LOGIC);
8  END dffr;
9
10 ARCHITECTURE arch OF dffr IS
11 BEGIN
12 PROCESS(clk)
13 BEGIN
14     IF (clk'EVENT AND clk='1') THEN
15         IF (reset = '1') THEN q <='0';
16         ELSE q <= d;
17         END IF;
18     END IF;
19 END PROCESS;
20 END arch;
```

~/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 21:1 ● LF UTF-8 VHDL

# VHDL: Registers

- Register:
  - Multiple DFFs
  - Same Clock
  - Same Reset

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY reg8 IS
5  PORT(
6      clk, reset: IN STD_LOGIC;
7      d: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
8      q: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
9  END reg8;
10
11 ARCHITECTURE arch OF reg8 IS
12 BEGIN
13     PROCESS(clk, reset)
14     BEGIN
15         IF (reset='1') THEN q <= (OTHERS=>'0');
16         ELSIF (clk'EVENT AND clk='1') THEN q <= d;
17         END IF;
18     END PROCESS;
19 END arch;
```

~/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 20:1 ● LF UTF-8 VHDL

# VHDL: Shift Registers

- Categorized based on the way inputs are inserted and outputs are generated:
  - Serial In - Serial Out (SISO)
  - Serial In - Parallel Out (SIPO)
  - Parallel In - Parallel Out (PIPO)
  - Parallel In - Serial Out (PISO)

# VHDL: Serial In - Serial Out

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY siso IS
5  PORT(
6      clk : IN STD_LOGIC;
7      si  : IN STD_LOGIC;
8      so  : OUT STD_LOGIC);
9  END siso;
10
11 ARCHITECTURE arch OF siso IS
12     SIGNAL temp : STD_LOGIC_VECTOR(7 DOWNTO 0);
13 BEGIN
14     PROCESS (clk)
15     BEGIN
16         IF (clk'EVENT AND clk='1') THEN
17             temp(7 DOWNTO 1) <= temp(6 DOWNTO 0);
18             temp(0) <= si;
19         END IF;
```

```
ex.vhd
5  PORT(
6      clk : IN STD_LOGIC;
7      si  : IN STD_LOGIC;
8      so  : OUT STD_LOGIC);
9  END siso;
10
11 ARCHITECTURE arch OF siso IS
12     SIGNAL temp : STD_LOGIC_VECTOR(7 DOWNTO 0);
13 BEGIN
14     PROCESS (clk)
15     BEGIN
16         IF (clk'EVENT AND clk='1') THEN
17             temp(7 DOWNTO 1) <= temp(6 DOWNTO 0);
18             temp(0) <= si;
19         END IF;
20     END PROCESS;
21     so <= temp(7);
22 END arch;
23
```

# VHDL: Serial In - Parallel Out

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY sipo IS
5  PORT(
6      clk, si: IN STD_LOGIC;
7      po  : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0));
8  END sipo;
9
10 ARCHITECTURE arch OF sipo IS
11 BEGIN
12 PROCESS(clk)
13 BEGIN
14     IF (clk='1' AND clk'EVENT) THEN
15         po(7 DOWNTO 1) <= po(6 DOWNTO 0);
16         po(0) <= si;
17     END IF;
18 END PROCESS;
19 END arch;
```



# VHDL: Parallel In - Parallel Out

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY pipo IS
5  PORT(
6      clk : IN STD_LOGIC;
7      pi  : IN STD_LOGIC_VECTOR(7 DOWNT0 0);
8      po  : OUT STD_LOGIC_VECTOR(7 DOWNT0 0));
9  END pipo;
10
11 ARCHITECTURE arch OF pipo IS
12 BEGIN
13 PROCESS (clk)
14 BEGIN
15     IF (clk'EVENT AND clk='1') THEN po <= pi;
16     END IF;
17 END PROCESS;
18 END arch;
19
```

# VHDL: Parallel In - Serial Out

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY piso IS
5  PORT(
6      clk, load : IN STD_LOGIC;
7      pi        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
8      so        : OUT STD_LOGIC);
9  END piso;
10
11 ARCHITECTURE arch OF piso IS
12 SIGNAL t : STD_LOGIC;
13 SIGNAL temp: STD_LOGIC_VECTOR(7 DOWNTO 0);
14 BEGIN
15 PROCESS (clk,pi,load)
16 BEGIN
17     IF (load='1') THEN
18         temp(7 DOWNTO 0) <= pi(7 DOWNTO 0);
19     ELSE IF (clk'EVENT AND clk='1') THEN
```

```
11 ARCHITECTURE arch OF piso IS
12 SIGNAL t : STD_LOGIC;
13 SIGNAL temp: STD_LOGIC_VECTOR(7 DOWNTO 0);
14 BEGIN
15 PROCESS (clk,pi,load)
16 BEGIN
17     IF (load='1') THEN
18         temp(7 DOWNTO 0) <= pi(7 DOWNTO 0);
19     ELSIF (clk'EVENT AND clk='1') THEN
20         t <= temp(7);
21         temp(7 DOWNTO 1) <= temp(6 DOWNTO 0);
22         temp(0) <= '0';
23     END IF;
24 END PROCESS;
25
26 so <= t;
27 END arch;
28
```

# VHDL: Register Characteristics

- Enable Signals
- Clear Signals
- Reset Signals
- Set Signals

# VHDL: 8-bit BCD Counter

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY counter IS
5  PORT(
6      clock_enable, clock, reset: IN STD_LOGIC;
7      outpt: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
8  END counter;
9
10 ARCHITECTURE behavioral OF counter IS
11     SIGNAL temp: STD_LOGIC_VECTOR(7 DOWNTO 0);
12 BEGIN
13     PROCESS(clock, reset)
14     BEGIN
15         IF (reset = '1') THEN
16             temp <= "00000000";
17         ELSIF (RISING_EDGE(clock)) THEN
18             IF (clock_enable = '0') THEN
19                 IF (temp = "10000001") THEN
```

```
ex.vhd
11     SIGNAL temp: STD_LOGIC_VECTOR(7 DOWNTO 0);
12 BEGIN
13     PROCESS(clock, reset)
14     BEGIN
15         IF (reset = '1') THEN
16             temp <= "00000000";
17         ELSIF (RISING_EDGE(clock)) THEN
18             IF (clock_enable = '0') THEN
19                 IF (temp = "10000001") THEN
20                 temp <= "00000000";
21             ELSE temp <= temp + 1;
22             END IF;
23         END IF;
24     END IF;
25 END PROCESS;
26
27 outpt<=temp;
28 END behavioral;
29
```

# VHDL: 8-bit Binary Counter (with load enable)

```
ex.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY count8 IS
5  PORT(
6      din: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
7      clk, load: IN STD_LOGIC;
8      dout: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
9  END count8;
10
11  ARCHITECTURE behavioral OF count8 IS
12  BEGIN
13  PROCESS(clk)
14      VARIABLE count: UNSIGNED(7 DOWNTO 0):= "00000000";
15  BEGIN
16      IF (clk'EVENT AND clk = '1') THEN
17          IF load = '1' THEN count := din;
18          ELSE count := count + 1;
19          END IF;
20      END IF;
21
22      dout <= count;
23  END PROCESS;
24  END behavioral;
25
```

~/Desktop/cs.uth Εργαστήριο Οργάνωση Ηλεκτρονικών Υπολογιστών/ex.vhd 0 0 0 24:4 LF UTF-8 VHDL