

Development of Virtual lab :Round 2 (R2)-Storyboard - Template (Worksheet)

Name of Faculty: Dr. Siddhartha Arjaria

Institute: Rajkiya Engineering College Banda

Email ID (as submitted in the registration form): arjarias@gmail.com

Discipline to which the Lab belongs: Electronics Engineering

Name of the Lab: Basic Electronics VLab

Name of experiment: Logic Gates

(only one Experiment per worksheet):

Kindly Refer these documents before filling the worksheet

1. Coursework (MOOC) on Pedagogy , Storyboard , Lab Manual : <http://bit.ly/Vlabs-MOOC>
2. Additional Documentation booklet for reference. <http://vlabs.iitb.ac.in/vlabs-dev/document.php>
3. Sample Git Repository. : <https://github.com/Web-planner/Electronic-Simulator.git>

Round 2

1. Story Outline:

The earliest **logic gates** were made mechanically. Charles Babbage, around 1837, devised the Analytical Engine. His **logic gates** relied on mechanical gearing to perform operations. Electromagnetic relays were later used for **logic gates**.

2. Story:

2.1 Set the Visual Stage Description:

A logic gate performs a logical operation on one or more logic inputs and produces a single output. The logic normally performed is Boolean logic and is most commonly found in digital circuits. Logic gates are primarily implemented electronically using diodes or transistors, but can also be constructed using electromagnetic relays, fluidics, optics, or even mechanical elements.

2.2 Set User Objectives & Goals:

- 1- To study and understand the 7 basic gates.
- 2- Implement the basic gate V
- 3- The study the specifications of every gate when connected it with one input constant and the other is variable.

2.3 Set Challenges and Questions/Complexity/Variations in Questions:

1. Electronic circuits that operate on one or more input signals to produce standard output _____
 - a). Series circuits
 - b). Parallel Circuits
 - c). Logic Signals
 - d). Logic gates

2. Logic Gates are the building blocks of all circuits in a computer.

- a). True
- b). False

3. A _____ gate gives the output as 1 only if all the inputs signals are 1.

- a) AND
- b) OR
- c) EXOR
- d) NOR


4. The boolean expression of an OR gate is _____

- a). $A.B$
- b). $A'B+AB'$
- c). $A+B$
- d). $A'B'$


5. The gate which is used to reverse the output obtained is _____

- a). NOR
- b). NAND
- c). EXOR
- d). NOT


3. Flowchart










4. Mindmap



4. Storyboard



Basic Logic Gates																			
Logic	Schematic	Boolean Expression	Truth Table	English Expression															
AND		$A \cdot B = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	0	1	0	0	1	1	1	The only time the output is positive is when all the inputs are positive.
A	B	Y																	
0	0	0																	
0	1	0																	
1	0	0																	
1	1	1																	
OR		$A + B = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1	The output will be positive when any one or all inputs are positive.
A	B	Y																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	1																	
XOR		$A \oplus B = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0	The only time the output is positive is when the inputs are not the same.
A	B	Y																	
0	0	0																	
0	1	1																	
1	0	1																	
1	1	0																	
NOT		$\bar{A} = Y$	<table><tr><th>A</th><th>Y</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	Y	0	1	1	0	The output is the opposite of the input.									
A	Y																		
0	1																		
1	0																		
NAND		$\overline{A \cdot B} = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	1	0	1	1	1	0	1	1	1	0	The output is positive provided all the inputs are not positive.
A	B	Y																	
0	0	1																	
0	1	1																	
1	0	1																	
1	1	0																	
NOR		$\overline{A + B} = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	0	The only time the output is positive is when all the inputs are negative.
A	B	Y																	
0	0	1																	
0	1	0																	
1	0	0																	
1	1	0																	
XNOR		$\overline{A \oplus B} = Y$	<table><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	1	The only time the output is positive is when all the inputs are the same.
A	B	Y																	
0	0	1																	
0	1	0																	
1	0	0																	
1	1	1																	

