


Seongil Wi




Where Are We?




We are ready to look at an implementation of the MIPS!


Today's Topic



Recap: Program Execution



Today's Topic




Main memory

Building a Datapath

Our Assumption From Now On

We will consider single clock cycle datapath

- Each instruction is executed in one clock cycle in the CPU



Datapath



Elements that process data and addresses in the CPU




Datapath

Processor (CPU) (e.g., Intel I7)

Perform operations on data

Datapath: (1) Fetch Instruction






Datapath: (1) Fetch Instruction

Datapath


Instruction Fetch



Datapath: (1) Fetch Instruction

Datapath

Instruction Fetch




Datapath: (2) Instruction Decode

Datapath

Instruction Fetch Decode

5 bits are enough to identify each of the 32 registers




Datapath: (2) Instruction Decode

Datapath

Instruction Fetch Decode

5 bits are enough to identify each of the 32 registers



Register File Read

 Two register numbers select two register outputs

register 1

register 2

register

Write

Data

Registers

Read

Register

numbers

Data


Read data 1

Read

data 2


RegWrite

Data



Recap: Multiplexor

Multiplexor (a.k.a., MUX)




Input S	Output	
0	A's Input	
1	B's Input	

Datapath: (3) Execution









Datapath: (3) Execution






FYI: Sign-Extend






Datapath: (3) Execution





Signal from control unit: and, or, add, subtract, set less than, nor





Arithmetic Logic Unit (ALU)


Performs arithmetic and logic operations on binary numbers

we will cover about ALU later ©




Datapath: (3) Execution










Datapath: (4) Memory Access






Datapath: (4) Memory Access






Datapath: (5) Register Write-back






Datapath: (5) Register Write-back







Datapath: (5) Register Write-back


















Recap: Decoder




Input		Output			
A ₁	A_0	D_3	D_2	D_1	D_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0










State Element: Register


- *
- Register: stores data in a circuit, i.e., D flip-flop
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when clocks change from 0 to 1



Recap: D Flip-flop


37

Output changes only on the clock edge




State Element: Register


- Register: stores data in a circuit, i.e., D flip-flop
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when clocks change from 0 to 1




Register with RegWrite Control

- Register: stores data in a circuit, i.e., D flip-flop
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when clocks change from 0 to 1
 - Only updates on rising-edge when write control signal (i.e., RegWrite) is 1
 - Registers are not written every cycle (e.g. sw), so we need an explicit write control signal for the registers







Register File: Read and Write



Register File Read and Write: Final View





Recap: Datapath








Summary: R-type Instruction in Datapath



Datapath






Summary: sw Instruction in Datapath

Datapath






Summary: 1w Instruction in Datapath


Datapath





Let's Combine Datapath Elements!

R-type/Load/Store Datapath





R-type Instruction: add

add instruction


R-type:

ор	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0









Tell what to do by sending control signals derived from instruction

We will cover control later ©

01010010


00110110


11001110 01000110 Program F | 01101101 | 11010111 | Program C

Hard disk


uction Main memory

R-type Instruction: add







Load Instruction: 1w




Store Instruction: sw




Store Instruction: addi



Question




R[rt]=R[rs]+SignExtImm




Datapath for a Branch


beq instruction



Datapath for a Branch

beq instruction





Recap: PC-Relative Mode

The content of PC is added to the address part of instruction to obtain the *effective address* (branch type instructions)

- Effective address: PC + the address part of instruction*4
- Operand value: memory[effective address]

Example: MIPS instruction


beq \$t0,\$zero,else


Effective address
Register PC


Address
field value

Address
Field value


FYI: Shift Left 2








Full Datapath (R-Type and I-Type)




Full Datapath (R-Type and I-Type)

PC update path for non-branch instructions




Full Datapath (R-Type and I-Type)

PC update path for branch instructions



Discussion Points (1): J-Format Instructions



Question?