

Seongil Wi




Notification: HW1

2


• Due date: 10/10, 11:59PM

Recap: Program Execution



(One-by-one)

Today's Topic



Today's topic:
How is the given arithmetic operation processed?

01010010

00110110

11001110 01000110 01000110

Hard disk

Main memory

Integer Addition & Subtraction

Integer Addition





Example: 7+6



. . .

0

U

0

1

1

1

_

. . .

 $\mathbf{0}$

()

1

1

1

Integer Addition

Carry


Example: 7+6

(0)

+


. . .

()




Carry


Hardware: A 1-bit Adder (a.k.a. Full Adder)




Background: The Basics of Logic Gates¹⁾










Input		Output	
а	b	Output	
0	0	0	
0	1	1	
1	0	1	
1	1	1	


XOR			
a			
b	_)	-	

Input		Output	
а	b	Output	
0	0	0	
0	1	1	
1	0	1	
1	1	0	

¹⁾ A device that implements basic logic functions

Background: The Basics of Logic Gates¹⁾






Input		Output	
а	b	Output	
0	0	O	
0	1	1	
1	0	1	
1	1	0	

¹⁾ A device that implements basic logic functions


Hardware: A 1-bit Adder (a.k.a. Full Adder)




WIP: Truth Table for a Full Adder


Inputs		Outputs			
а	b	Carryln	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	$1 + 1 + 1 = 11_{two}$

Hardware: N-bit Ripple-Carry Adder





Integer Addition



Integer Addition: Dealing with Overflow

- Overflow if result out of range
 - Adding positive number with negative number,
 no overflow

- Adding two positive number operands
 - Expected result: positive number
 - Overflow if result sign (MSB) is 1
- -Adding two negative number operands
 - Expected result: negative number
 - Overflow if result sign (MSB) is 0

Integer Addition: Dealing with Overflow



Basic idea: If ...

Positive Number



Positive Number



Negative Number

Or...

Negative Number



Negative Number



Positive Number

Overflow is occurred!

Integer Subtraction

*

Add negation of second operand
 (Do not have specified hardware for subtraction)

• Example: 7 - 6 = 7 + (-6)

```
+7: 0000 0000 ... 0000 0111

-6: 1111 1111 ... 1111 1010

+1: 0000 0000 ... 0000 0001
```


Integer Subtraction: Dealing with Overflow

- Overflow if result out of range
 - -Subtracting two positive numbers or two negative numbers, no overflow

- -Subtracting positive number from negative number operand
 - Expected result: negative number
 - Overflow if result sign (MSB) is 0
- -Subtracting negative number from positive number operand
 - Expected result: positive number
 - Overflow if result sign (MSB) is 1

Integer Subtraction: Dealing with Overflow

Basic idea: If ...



Overflow is occurred!



Dealing with Overflow

-*

addi, sub cause exceptions on overflow

 addu, addiu, subu do not cause exceptions on overflow

The ISA must provide a way to ignore overflow







addi, sub cause exceptions on overflow

C ignores overflow

The MIPS C compilers will always generate the unsigned version of the arithmetic instructions

 addu, addiu, subu do not cause exceptions on overflow

The ISA must provide a way to ignore overflow







addi, sub cause exceptions on overflow

Ada and Fortran require raising an exception

The MIPS Fortran compilers

will pick the appropriate instruction


addu, addiu, subu do not cause exceptions on overflow

The ISA must provide a way to ignore overflow

FYI: Exception



addi, sub cause exceptions on overflow



2. Jump to predefined handler address

Exception handling code (OS provided)

Exception: Integer Overflow

3. After corrective action, retrieve EPC value (depending on the situation, it will terminate the program)

Integer Multiplication



How to Multiply Two Integers?


MIPS multiplies two integers without dedicated multiplying unit

With *add* and *shift* operation!

Multiplication




Let's think about the multiplication in grade school level




Multiplication via Shifting and Addition

Multiplication via Shifting and Addition



Multiplication via Shifting and Addition



Multiplying Two Binary Numbers

1000 X 1001

Starts with the product initialized to 0

0000000





X

1001

Check multiplier bit:
if 0, don't add, shift
if 1, add multiplicand and shift

0000000

Add Multiplicand



1000

Add multiplicand to product



Check multiplier bit:


if 0, don't add, shift

if 1, add multiplicand and shift

00001000


Shift






00001000

Multiplying Two Binary Numbers



00001000


Multiplying Two Binary Numbers



00001000


Multiplying Two Binary Numbers







Now, let's look at the multiplication hardware!

Multiplication Hardware







Multiplication Hardware



Multiplication Hardware








Example: 4-bit Operands – Initial State

Multiplicand 1000

X Multiplier 1001

0000000

Product




Example: 1st Iteration – Test Multiplier Bit

Multiplicand 1000

X Multiplier 1001

0000000

Product



45

Example: 1st Iteration – Before Addition


Multiplicand 1000

X Multiplier 1001

1000


00000000


Product



46

Example: 1st Iteration – After Addition





Example: 1st Iteration – Before Shift

47


Multiplicand 1000

Multiplier 1001

1000

00001000

Product



Example: 1st Iteration – After Shift

48


10000

X 0100

1000

00001000

Product



Example: 1st Iteration – Check Iteration #49


10000

X 0100

1000

00001000

Product



Example: 2nd Iteration – Test Multiplier Bit


10000

X 0100

1000

00001000

Product



Example: 2nd Iteration – Don't Add

51


10000

X 0100

1000

00001000

Product




2nd iteration

Example: 2nd Iteration – Don't Add

X 0100

Product



Example: 2nd Iteration – After Sift

53

100000


X 0010

1000

0000

00001000

Product



2nd iteration


Example: 3rd Iteration – Test Multiplier Bit

100000 X 0010 1000

0000

00001000

Product




3rd iteration

Example: 3rd Iteration - Don't Add

X 0010

Product



Example: 3rd Iteration – After Shift

56

1000000

X 0001


1000

0000

0000

00001000

Product



3rd iteration

Example: 4th Iteration – Test Multiplier Bit

1000000

X 000**1**


1000

0000

0000

00001000


Product



Example: 4th Iteration – After Addition

X 0001


Product



Example: 4th Iteration – After Shift

X 0000

Product







Example: Final Result

X 0000

Product




Multiplication Hardware: Algorithm Summary




62


Optimized Multiplier









Example: 4-bit Operands




Example: 4-bit Operands – Initial State




Example: 1st Iteration – Test Multiplier Bit




Example: 1st Iteration – Before Addition




Example: 1st Iteration - After Addition




Example: 1st Iteration – Before Shift




Example: 1st Iteration – After Shift




Example: 2nd Iteration – Before Shift






Example: 2nd Iteration – After Shift



2nd iteration

Example: 3rd Iteration – Before Shift






3rd iteration

Example: 3rd Iteration – After Shift

X 1001




3rd iteration


Example: 4th Iteration – After Addition

5

X 1001



Example: 4th Iteration – After Shift



Example Summary






• $1000 \times 1001 = 8 \times 9 = 196$

Iteration-Operation	Product – <i>before</i> operation	Product – <i>after</i> operation
1st – add	0000 100 <mark>1</mark>	1000 1001
1st – shift	1000 1001	0100 0100
2nd – shift	0100 0100	0010 0010
3rd — shift	0010 0010	0001 0001
4th – add	0001 0001	1001 0001
4th – shift	1001 0001	0100 1000

Summary: Optimized Multiplier


- The hardware is optimized to halve the width of the ALU and registers (64 bits ⇒ 32 bits, Clock cycle time ↓)
- Perform steps in parallel: add/shift (# of clock cycle ↓)



MIPS Multiplication Instructions

- Two 32-bit registers for product
 - -HI: most-significant 32 bits
 - L0: least-significant 32 bits

- Instructions
 - -mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
 - -mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - -mul rd, rs, rt
 - A pseudoinstruction
 - Least-significant 32 bits of product —> rd



Faster Multiplication

- Uses multiple adders
 - Cost/performance tradeoff

```
M3 M2 M1 M0 (Mcand)

* m3 m2 m1 m0 (Mplier)


a3 a2 a1 a0 (Mplier0*Mcand)

+ b3 b2 b1 b0 (Mplier1*Mcand)

+ c3 c2 c1 c0 (Mplier2*Mcand)

+ d3 d2 d1 d0 (Mplier3*Mcand)

p7 p6 p5 p4 p3 p2 p1 p0 (Product)
```









What about the multiplication of negative number(s)?

- 1. Convert the multiplier and multiplicand to positive numbers
- 2. Perform unsigned multiplication
- 3. Set the sign of the result based on the signs of the original numbers

Question?