

Seongil Wi



HW2





- MIPS Single-cycle CPU Implementation
- Build a working model of a MIPS processor that can simulate a 5-stage in a single clock cycle
- Due: Nov 26, 11:59 PM

Motivation Example

3




```
add $s0, $t0, $t1 sub $t2, $s0, $t3
```



Pipelining is used for execution.

Any problems?

Motivation Example



Motivation Example



The calculated data of \$s0 is available at this time

```
add $s0, $t0, $t1 | IF | ID | EX | MEM | WB | sub $t2, $s0, $t3 | IF | ID | EX | MEM | WB |
```

The data of \$s0 is needed at this time

Pipelining hazard: situations that prevent starting the next instruction in the next cycle

Pipelining Hazards

Pipelining Hazards

7



Situations that prevent starting the next instruction in the next cycle

- What types of hazards are there?
- How can these hazards be resolved?

Pipelining Hazards

8



Situations that prevent starting the next instruction in the next cycle

Hazard #1:
Structural hazard

Hazard #2:
Data hazard

Hazard #3: Control hazard






The **hardware** cannot support the combination of instructions






The **hardware** cannot support the combination of instructions







The **hardware** cannot support the combination of instructions



Pipelining Hazards Summary

Situations that prevent starting the next instruction in the next cycle

Hazard #1: Structural hazard

Conflict for use of a hardware resource


Solution:

- Stall
- Resource duplication


Hazard #2:
Data hazard

Hazard #3: Control hazard


Solution for Structural Hazard: Stall




Solution for Structural Hazard: Pipeline Stall



Solution for Structural Hazard: Pipeline Stall



Solution for Structural Hazard: Resource Duplication



Pipelining Hazards Summary

Situations that prevent starting the next instruction in the next cycle

Hazard #1: Structural hazard

Conflict for use of a hardware resource

Solution:

- Stall
- Resource duplication

Hazard #2:
Data hazard

Hazard #3: Control hazard

Data Hazard







A planned instruction **cannot execute** because <u>data is not yet available</u>

Data Hazard



A planned instruction cannot execute because data is not yet available

add \$s0, \$t0, \$t1

sub \$t2, \$s0, \$t3

Data Hazard



A planned instruction cannot execute because data is not yet available

```
Read after Write (RAW) dependency

add $s0, $t0, $t1


sub $t2, $s0, $t3
```

Data Hazard





A planned instruction cannot execute because data is not yet available




The data of \$s0 calculated in the previous instruction is needed in the 3rd clock cycle

Data Hazard





A planned instruction cannot execute because data is not yet available



The data of \$s0 calculated in the previous instruction is needed in the 3rd clock cycle



Pipelining Hazards Summary

Situations that prevent starting the next instruction in the next cycle

Hazard #1: Structural hazard

Conflict for use of a hardware resource

Solution:

- Stall
- Resource duplication

Hazard #2: Data hazard


An instruction cannot execute because data is not yet available

Solution:

- Stall
- Forwarding
- Compiler optimization


Hazard #3: Control hazard

Solution for Data Hazard: Pipeline Stall




Solution for Data Hazard: Pipeline Stall


A delay in execution (2 clock cycle)




Solution for Data Hazard: Pipeline Stall









Solution for Data Hazard: Forwarding (bypassing)





Solution for Data Hazard: Forwarding (bypassing)

Use result when it is computed!



Data Hazard Example




$10 \rightarrow -20$ after sub

```
sub $2, $1,$3  # Register $2 written by sub and $12,$2,$5  # 1st operand($2) depends on sub or $13,$6,$2  # 2nd operand($2) depends on sub add $14,$2,$2  # 1st($2) & 2nd($2) depend on sub sw $15,100($2)  # Base ($2) depends on sub
```


Data Hazard Example






Program execution order (in instructions) sub \$2, \$1, \$3 -Reg and \$12, \$2, \$5 or \$13, \$6, \$2 add \$14, \$2,\$2 sw \$15, 100(\$2)

Data Hazard Example: without Forwarding






FYI: Three Types of Data Hazard


1. EX Hazard

2. MEM Hazard


3. Load-Use Hazard

Data Hazard #1: EX Hazard






Data Hazard #2: MEM Hazard




Data Hazard Example: with Forwarding






Data Hazard #3: Load-Use Data Hazard



Load-Use Data Hazard with Forwarding




1w still cause a hazard: we need a stall even with forwarding when <u>a load</u> tries to use the data

Question



- How should the hardware be modified to detect data hazards?
- How should the hardware be modified to support forwarding?
- How should the hardware be modified to support stalls?



Next lecture! (in details)

Solution for Data Hazard: Forwarding



Forwarding is effective, but we don't have a hardware expert. In this situation, is there any way to resolve the data hazard in software manner?

Compiler Optimization!

- Reorder code to avoid use of load result in the next instruction
- C code for v[3] = v[0] + v[1]; v[4] = v[0] + v[2];

```
lw $t1, 0($t0)
lw $t2, 4($t0)
1 stall add $t3, $t1; $t2
sw $t3, 12($t0)
lw $t4, 8($t0)
1 stall add $t5, $t1; $t4
sw $t5, 16($t0)
```

- Reorder code to avoid use of load result in the next instruction
- C code for v[3] = v[0] + v[1]; v[4] = v[0] + v[2];

```
lw $t1, 0($t0)
lw $t2) 4($t0)
1 stall add $t3, $t1; ($t2)
sw $t3, 12($t0)
lw $t4) 8($t0)
1 stall add $t5, $t1; ($t4)
sw $t5, 16($t0)
```

Idea: code reordering to avoid stalls (by compiler)

Compiler requires knowledge of the pipeline structure!

Reorder code to avoid use of load result in the next instruction

• C code for
$$v[3] = v[0] + v[1]$$
; $v[4] = v[0] + v[2]$;

```
lw $t1, 0($t0) lw $t1, 0($t0) lw $t2, 4($t0) lw $t2, 4($t0) lw $t4, 8($t0) sw $t3, 12($t0) add $t3, $t1, $t2 lw $t4, 8($t0) add $t5, $t1, $t4 sw $t5, 16($t0) sw $t5, 16($t0)
```

- Reorder code to avoid use of load result in the next instruction
- C code for v[3] = v[0] + v[1]; v[4] = v[0] + v[2];

```
lw $t1, 0($t0)
                                     $t1, 0($t0)
       lw ($t2) 4($t0)
1 stall add $t3, $t1; $t2
                                    ($t4)
                                 add $t3, $t1, ($t2)
           $t3, 12($t0
       SW
          ($t4)
               8($t0)
       lw
                                 SW
1 stall ← add $t5, $t1; $t4
                                 add $t5, $t1, $t4
          $t5, 16($t0
                                 sw $t5, 16($t0)
       SW
```

13 cycles

Pipelining Hazards Summary

Situations that prevent starting the next instruction in the next cycle

Hazard #1: Structural hazard

Conflict for use of a hardware resource

Next lecture! (in details)

Solution:

- Stall
- Resource duplication

Hazard #2: Data hazard

An instruction cannot execute because data is not yet available

Solution:

- Stall
- Forwarding
- Compiler optimization

Hazard #3: Control hazard

Next lecture!

Question?