





Place of the Page Table?



Where does the page table exist?
Physical memory!

Place of the Page Table?





Where does the page table exist?
Physical memory!



Any problems?

Multiple memory access: one memory access to obtain the physical address and a second access to get the data

Problem: Multiple Memory Access




(**Assumption**: virtual page number is 0x7, page offset is 0x468)


intel.

Page table register


Processor



Problem: Multiple Memory Access



Problem: Multiple Memory Access







Access to 0x7468 (*Assumption*: virtual page number is 0x7,

page offset is 0x468)


0x2468

Target data


Multiple memory accesses cause performance degradation ® How can we solve this problem?



Solution: A Cache for Address Translation[®]



Solution: A Cache for Address Translation⁹



Making Address Translation Fast: the TLB

Translation-Lookaside Buffer (TLB)

1

A *cache* that <u>keeps track of recently used address mappings</u> to try to avoid an access to the page table


Translation-Lookaside Buffer (TLB)


A *cache* that <u>keeps track of recently used address mappings</u> to try to avoid an access to the page table


-Rely on *locality* of reference to the page table

"When a translation for a virtual page number is used, it will probably be needed again in the near future"


1









1








Case #1: TLB Hits




Case #1: TLB Hits




0x100 == 0x100

(2) Check if valid bit sets TBL (write) Hit!




20

Case #1: TLB Hits




(2) Check if valid bit sets

TBL (write) Hit!



2


Case #1: TLB Hits



(1) Check if tag matches 0x100 = 0x100

(2) Check if valid bit sets


TBL (write) Hit!



TLB


Case #2: TLB Misses








Case #2: TLB Misses




exists in memory, ...


Case #2-2: If the page is not present in memory, ... (page fault)




Case #2-1: TLB Misses – Memory Hit



Case #2-1: TLB Misses – Memory Hit



Case #2-1: TLB Misses – Memory Hit




Case #2-2: If the page is

need to access the disk!



Case #2-2: TLB Misses – Page Fault


(page fault)



2

Physical memory

Case #2-2: TLB Misses – Page Fault



Case #2-1: If the page exists in memory, ...

Case #2-2: If the page is not present in memory, ... (page fault)

Miss (valid bit 0): access on memory space not in physical memory (but in disk)

Physical page

address


0x200 • 0x300 •

TLB

Tag


0x200

0x50






Case #2-2: TLB Misses – Page Fault




Case #2-2: If the page is not present in memory, ... (page fault)




(write back depending

on the situation)

Case #2-2: TLB Misses – Page Fault



Case #2-2: TLB Misses – Page Fault



Case #2: TLB Misses






Case #2-1: If page is in memory

- -Load the page table entry from main memory and retry
- -Could be handled in hardware or in software
 - Raise a special exception, with optimized handler

Case #2-2: If page is not in memory (page fault)


- -OS handles fetching the page and updating the page table
- -Then restart the faulting instruction

TLB and Cache Interaction





TLB and Cache Interaction

- Physically addressed caches
 - -Cache tag uses physical address
 - Always translate before cache lookup
 - Allows multiple processes to have blocks in cache at the same time
 - Allows multiple processes to share pages









Virtual address

31	30	29 · · · · 14	13	12	11	10 9 · · · · · 3 2 1	0
		Virtual page number				Page offset	



Physical

address

TLB hit

TLB

Virtual


address

Data


Page table

entry


intel. CORE





Virtual address





Virtual address 31 30 29 14 13 12 11 10 9 3 2 1 0 Virtual page number Page offset 20 12 Valid Dirty Tag Physical page number (a) TLB TLB hit ← (=)-20 Physical page number Page offset Block Byte Physical address tag Cache index offset offset Fields for caching




















Question?