


Seongil Wi




Recap: Memory Hierarchy


A structure that uses multiple levels of memories



Recap: Memory Hierarchy

A structure that uses multiple levels of memories







A structure that uses multiple levels of mer

intel. Fact Level 1 Sman 01010016 Datapath Processor (e.g., Intel 17)

Level 2 ·

Level N

w ap ge

Main memory

Recap: Locality (지역성)

The tendency to access the <u>same set of memory locations</u> <u>repetitively</u> over a short period of time

- 1. Temporal locality (locality in time)
 - If an item is referenced, <u>the same item</u> will tend to be referenced again soon

- 2. Spatial locality (locality in space)
 - If an item is referenced, *nearby items* will tend to be referenced soon

Recap: Temporal Locality Example

$$a = b + c$$

 $d = 2*a + 1$

Temporal locality: items accessed recently are likely to be accessed again soon!

Recap: Spatial Locality Example


Spatial locality: Items near those accessed recently are likely to be accessed soon




Recap: Terms


*

- Block (a.k.a., line): unit of copying
 - Several words in cache memory
- Hit: data requested is in the upper level
 - Hit ratio: hits/accesses
- Miss: data requested is not in the upper level
 - Block copied from lower leve
 - Miss penalty: time taken to resolve miss
 - Miss ratio: misses/accesses
 - = 1 hit ratio





Today's Topic: Caches



Today's topic: caches
How cache operates in <u>read</u>
and <u>write</u> operation?

DRAM (Main memory)

Secondary storage (Hard disk)


Main memory


Caches


Œ



The level of the memory hierarchy closest to the CPU







Direct Mapped Cache

16

Direct Mapped Cache




Each *memory* location is mapped to <u>exactly one location</u> in the *cache*

Direct Mapped Cache






Each *memory* location is mapped to <u>exactly one location</u> in the cache









19

Mapping Algorithm






*






*











Mapping Algorithm: Binary View







Mapping Algorithm: Binary View













The value might not be from 11101 but from another location (e.g., 00101). How can you confirm that it's the value from 11101?



The value might not be from 11101 but from another location (e.g., 00101). How can you confirm that it's the value from 11101?









How do you know if the data being accessed is *valid or not*?

(When a processor starts up, the cache does not have valid data)


Additional Field: Valid Bit






Lookup Workflow

Access to address 11101 (memory address) using Iw instruction



Processor


(1) Access to the cache index: 11101 % 1000 = 101



Lookup Workflow Access to address 11101 (memory address) Processor using 1w instruction (1) Access to the cache index: 11101 % 1000 = 101 8-block (2) Check if tag matches Cache Tag Valid Memory 00101 01001 01101 10001 10101 11001 00001 11101

Lookup Workflow Processor


Access to address 11101 (memory address) using 1w instruction




- (1) Access to the cache index: 11101 % 1000 = 101
- (2) Check if tag matches



(3) Check if valid bit sets





36

Direct Mapped Cache Example

Memory access sequence:

- (1) 10110
- (2) 11010
- (3) 10000
- (4) 00011
- (5) 10010
- (6) 10110

The initial state of the cache after power-on

Index	Valid	Tag	Data
000	N		
001	Z		
010	Z		
011	Z		
100	N		
101	Z		
110	N		
111	N		

Direct Mapped Cache Example

Memory access sequence:

Miss

(1) 10110

- (2) 11010
- (3) 10000
- (4) 00011
- (5) 10010
- (6) 10110

a. The initial state of the cache after power-on

Index	Valid	Tag	Data
000	N		
Q01	Z		
910	Z		
011	N		
100	Z		
101	Z		
110	N		
111	N		



Direct Mapped Cache Example

Memory access sequence:

Miss

(1) 10110

(2) 11010

(3) 10000

(4) 00011

(5) 10010

(6) 10110

b. After handling a miss of address 10110

Index	Valid	Tag	Data
000	N		
001	Z		
010	Z		
011	Z		
100	Z		
101	Z		
110	Y	10 _{two}	Memory(10110 _{two})
111	N		

Direct Mapped Cache Example

Memory access sequence:

Miss

(1) 10110

Miss

(2) 11010

- (3) 10000
- (4) 00011
- (5) 10010
- (6) 10110

b. After handling a miss of address 10110

In	dex	Valid	Tag	Data
0	000	Z		
0	001	Z		
-0	10	Ν		
C)11	Ν		
1	00	Z		
1	01	Z		
1	10	Y	10 _{two}	Memory(10110 _{two})
1	111	N		



Direct Mapped Cache Example

Memory access sequence:

Miss (1) 10110

Miss $\sqrt{2}$ 11010

(3) 10000

(4) 00011

(5) 10010

(6) 10110

c. After handling a miss of address 11010

Index	Valid	Tag	Data
000	N		
001	Z		
010	Y	11 _{two}	Memory(11010 _{two})
011	N		
100	N		
101	N		
110	Y	10 _{two}	Memory(10110 _{two})
111	N		

Direct Mapped Cache Example

Memory access sequence:

Miss (1) 10110

Miss (2) 11010

Miss $\sqrt{3}$ 10000

(4) 00011

(5) 10010

(6) 10110

d. After handling a miss of address 10000

Index	Valid	Tag	Data
000	Y	10 _{two}	Memory(10000 _{two})
001	Z		
010	Y	11 _{two}	Memory(11010 _{two})
011	Z		
100	Z		
101	Z		
110	Y	10 _{two}	Memory(10110 _{two})
111	N		





Memory access sequence:

Miss (1) 10110

Miss (2) 11010

Miss (3) 10000

Miss (4) 00011

(5) 10010

(6) 10110

e. After handling a miss of address 00011

Index	Valid	Tag	Data
000	Y	10 _{two}	Memory(10000 _{two})
001	Z		
010	Y	11 _{two}	Memory(11010 _{two})
011	Y	00 _{two}	Memory(00011 _{two})
100	Z		
101	Z		
110	Y	10 _{two}	Memory(10110 _{two})
111	N		

Direct Mapped Cache Example

Memory access sequence:

Miss (1) 10110

Miss -(2) 11010

Miss (3) 10000

Miss (4) 00011

Miss $\sqrt{5}$ 10010

(6) 10110

e. After handling a miss of address 00011

Index	Valid	Tag	Data
000	Y	10 _{two}	Memory(10000 _{two})
001	Z		
010	Y	10 = 11 two	Memory(11010 _{two})
011	Y	00_{two}	Memory(00011 _{two})
100	Z		
101	Z		
110	Y	10 _{two}	Memory(10110 _{two})
111	N		



Direct Mapped Cache Example

Memory access sequence:

Miss (1) 10110

Miss (2) 11010

Miss (3) 10000

Miss (4) 00011

Miss (5) 10010

(6) 10110

f. After handling a miss of address 10010

Index	Valid	Tag	Data
000	Y	10 _{two}	Memory(10000 _{two})
001	N		
010	Y	10 _{two}	Memory(10010 _{two})
011	Y	00_{two}	Memory(00011 _{two})
100	N		
101	Z		
110	Y	10 _{two}	Memory(10110 _{two})
111	N		

Direct Mapped Cache Example

Memory access sequence:

Miss (1) 10110

Miss (2) 11010

Miss (3) 10000

Miss (4) 00011

Miss (5) 10010

Hit (6) 101,10


Index	Valid	Tag	Data
000	Y	10 _{two}	Memory(10000 _{two})
001	Ν		
010	Y	10 _{two}	Memory(10010 _{two})
011	Y	00_{two}	Memory(00011 _{two})
100	N		
101	N		
110	Y	10 _{two}	Memory(10110 _{two})
111	N		

- Each block is 1 word (4 bytes)
- Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?




Direct Mapped Cache Structure


- Each block is 1 word (4 bytes)
- Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?




- Each block is 1 word (4 bytes)
- Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?




- Assumption:
 - Each block is 1 word (4 bytes)
 - Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?



- Each block is 1 word (4 bytes)
- Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?




- Each block is 1 word (4 bytes)
- Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?



Direct Mapped Cache Str 10 bits are used as index

- Assumption:
 - Each block is 1 word (4 bytes)
 - Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?




 $1024 = 2^{10}$

Assumption:


- Each block is 1 word (4 bytes)


- Cache holds 1024 words as data

- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?




- Assumption:
 - Each block is 1 word (4 bytes)
 - Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?





- Assumption:
 - Each block is 1 word (4 bytes)
 - Cache holds 1024 words as data
- How should the memory address be structured?
- What is the tag field size?
- What is the total number of bits in cache?

1024 x (1+20+32) bits



Handling Cache Hits & Misses

Hits vs. Misses

*

Read hits

Read misses

Write hits

Write misses

Hits vs. Misses

*


Read hits

Read misses

Write hits


Write misses

Hits vs. Misses: Read Hits











Summary: Hits vs. Misses

- Read hits
 - This is what we want!

Read misses

Write hits

Write misses

Summary: Hits vs. Misses

- Read hits
 - This is what we want!

Read misses

Write hits

Write misses

 Read misses Memory Cache 11100 3 Processor 100 10 10100 Access to address 11100 Read miss 🕾 using lw (read) instruction




ead Misses

Cache

(1) Stall the CPU


Stall


Access to <u>address 11100</u> using lw (**read**) instruction



Read miss 🕾








Read misses

(1) CPU stalls: freezing the contents of all the registers while waiting for memory

(2) Fetch block from memory

(3) Restart the execution

Two Different Caches



7

- Read misses
 - (0) (For the instruction cache) Set PC-4
 - (1) CPU stalls: freezing the contents of all the registers while waiting for memory
 - (2) Fetch block from memory
 - (3) Restart the execution (= Re-fetch instruction)

Summary: Hits vs. Misses

- Read hits
 - This is what we want!
- Read misses
 - Stall the CPU, fetch block from memory, restart

Write hits

Write misses

Summary: Hits vs. Misses

73

- Read hits
 - This is what we want!
- Read misses
 - Stall the CPU, fetch block from memory, restart

Cases to consider

for the instruction cache

Write hits

Write misses

Cases to consider for the data cache

for the data cache

Summary: Hits vs. Misses

- Read hits
 - This is what we want!

Read misses

- Stall the CPU, fetch block from memory, restart

Cases to consider

for the instruction cache


Write hits

Write misses

emory, restart


Cases to consider

Hits vs. Misses: Write Hits



Hits vs. Misses: Write Hits

Write hits



Memory **Problems?** Cache 11100 10100 Write hit ©






Write hits

Processor

Access to <u>address 11100</u> using sw (**write**) instruction to write 6



Write Policies



- Write hits
 - Cache and memory would be inconsistent! What can we do?
 - (1) Write through

(2) Write back

Write Policies





- Write hits
 - Cache and memory would be inconsistent! What can we do?
 - (1) Write through: On each write hit, the information is written to both in the cache and in the memory

(2) Write back

Memory

3


Write Through


Processor

to write 6

Access to address 11100


using sw (write) instruction











































Main Disadvantage: Performance Degradation 89





Main Disadvantage: Performance Degradation 90





If base CPI = 1, 10% of instructions are stores, write to memory takes 100 extra cycles

 $CPI = 1 + 0.1 \times 100 = 11$









Access to a using sw (w to write 9

After writing the data into the write buffer, the processor can **continue execution**

At the same time, memory controller write contents to memory

Write Policies



- Write hits
 - Cache and memory would be inconsistent! What can we do?
 - (1) Write through: On each write hit, the information is written to both in the cache and in the memory
 - Pros: faster processing in case of 'miss'
 - Cons: make writes take longer (whenever data cache is updated, there should a memory write)
 - ✓ Solution: write buffer
 - (2) Write back: Next lecture!

Question?