


# CSE261: Computer Architecture

## 9. Processor (1)


Seongil Wi

# Where Are We?




**We are ready to look at an  
implementation of the MIPS!**


# Today's Topic



# Recap: Program Execution



# Today's Topic




# Building a Datapath

# Our Assumption From Now On



We will consider ***single clock cycle datapath***

- Each instruction is executed in one clock cycle in the CPU






# Datapath



- Elements that process data and addresses in the CPU



# Datapath: (1) Fetch Instruction


## Datapath



# Datapath: (1) Fetch Instruction

## Datapath


Instruction  
Fetch



# Datapath: (1) Fetch Instruction

## Datapath

Instruction  
Fetch




# Datapath: (2) Instruction Decode

## Datapath

Instruction Fetch → Instruction Decode

5 bits are enough to identify each of the 32 registers




# Datapath: (2) Instruction Decode

## Datapath



Instruction Fetch → Instruction Decode

5 bits are enough to identify each of the 32 registers




# Register File Read

- Two register numbers select two register outputs



# Recap: Multiplexor

Multiplexor  
(a.k.a., MUX)




Input	Output
S	
0	A's Input
1	B's Input



# Datapath: (3) Execution

## Datapath

Instruction Fetch → Instruction Decode → Execution



R-type: 


op	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0

Assume add inst.

# Datapath: (3) Execution


## Datapath

Instruction Fetch → Instruction Decode → Execution



# FYI: Sign-Extend

19




# Datapath: (3) Execution

## Datapath

Instruction Fetch → Instruction Decode → Execution

**Signal from control unit:**  
and, or, add, subtract,  
set less than, nor



# Arithmetic Logic Unit (ALU)




Performs arithmetic and logic operations on binary numbers

we will cover about ALU later 😊

# Datapath: (3) Execution


## Datapath

Instruction Fetch → Instruction Decode → Execution




# Datapath: (4) Memory Access

## Datapath



# Datapath: (4) Memory Access


## Datapath






# Datapath: (5) Register Write-back

## Datapath




# Datapath: (5) Register Write-back

## Datapath





# Datapath: (5) Register Write-back

## Datapath



# Register File Write

28





# Register File Write

*RegWrite*

Write register

32 bits data

Write data




# Register File Write

30


*RegWrite*

Write register 00001

Register number  
(5 bits)




Write data




# Recap: Decoder

## Decoder



Input		Output			
$A_1$	$A_0$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




# Register File Write

32


*RegWrite*

Write register 00001

Register number  
(5 bits)



Write data







# Register File Write

Signal from control unit:

- 1: write
- 2: don't write

Register number  
(5 bits)





# Register File Write

Signal from control unit:


- 1: write
- 2: don't write

Register number  
(5 bits)



# Use the CPU Clock Signal to Write Data!


35



# State Element: Register




- **Register:** stores data in a circuit, i.e., *D flip-flop*
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when clocks change from 0 to 1




# Recap: D Flip-flop

- Output changes *only on the clock edge*




Output changes *only on the rising edge*



# State Element: Register




- **Register:** stores data in a circuit, i.e., *D flip-flop*
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when clocks change from 0 to 1




# Register with *RegWrite* Control

- **Register:** stores data in a circuit, i.e., *D flip-flop*
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when clocks change from 0 to 1
  - Only updates on rising-edge when *write control signal* (i.e., *RegWrite*) is 1
    - Registers are not written every cycle (e.g. sw), so we need an explicit write control signal for the registers



# Register in Register File


Write data to register #1 only when the *rising-edge is triggered* and *RegWrite==1*







# Register File: Read and Write

41



# Register File Read and Write: Final View

42




# Recap: Datapath

## Datapath




# Summary: R-type Instruction in Datapath 44

## Datapath




# Summary : sw Instruction in Datapath

## Datapath



# Summary : 1w Instruction in Datapath


## Datapath



**Let's Combine  
Datapath Elements!**

# R-type/Load/Store Datapath

48






# R-type Instruction: add

add instruction

R-type:

op	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0




# Introduction to Control

50


add instruction

R-type:




Control

Send signals



# Introduction to Control




# R-type Instruction: add

add instruction

$R[rd] = R[rs] + R[rt]$

R-type:




# Load Instruction: lw

## lw instruction

I-type:



$$R[rt] = M[R[rs] + \text{SignExtImm}]$$




# Store Instruction: sw

sw instruction

I-type:



$M[R[rs] + \text{SignExtImm}] = R[rt]$




# Store Instruction: addi

addi instruction

I-type:



$R[rt] = R[rs] + \text{SignExtImm}$



# Question


addi instruction

I-type:



$R[rt] = R[rs] + \text{SignExtImm}$

**How about branch instructions (e.g., beq, bne)?**






# Datapath for a Branch

beq instruction

if( $R[rs] == R[rt]$ )

PC = PC + 4 + BranchAddr




# Datapath for a Branch

beq instruction

if( $R[rs] == R[rt]$ )

PC = PC+4+BranchAddr




# Datapath for a Branch

beq instruction

if( $R[rs] == R[rt]$ )

$PC = PC + 4 + \text{BranchAddr}$

Instruction



# Recap: PC-Relative Mode



The content of PC is added to the address part of instruction to obtain the *effective address* (branch type instructions)

- *Effective address*:  $PC + \text{the address part of instruction} * 4$
- Operand value:  $\text{memory}[\text{effective address}]$



Example: MIPS instruction

beq \$t0, \$zero, else

$$\text{Effective address} = \text{Register PC} + \text{Address field value} \times 4$$


# FYI: Shift Left 2

61




# Datapath for a Branch

beq instruction


if( $R[rs] == R[rt]$ )

$PC = PC + 4 + \text{BranchAddr}$

Instruction




# Full Datapath (R-Type and I-Type)



# Full Datapath (R-Type and I-Type)


*PC update path  
for non-branch  
instructions*






# Full Datapath (R-Type and I-Type)

*PC update path  
for branch  
instructions*



# Discussion Points (1): J-Format Instructions

66



*How about  
J-Format Instructions?*

We will cover this later.  
For now, let's skip it!



**Question?**