


Seongil Wi



Uniprocessor Performance




How we address the power wall?

⇒ Parallel architectures


Parallel Processors





- Goal: connecting multiple computers to get higher performance
 - + availability, power efficiency...



Uniprocessor: one processor (core) per chip









Multiprocessors



- Multicore microprocessors
 - More than one processor (core) per chip
- Requires explicitly parallel programming
 - Programming for performance
 - Load balancing
 - Optimizing communication and synchronization






The Challenge with Parallelism

10

- The challenge is not the hardware, but the software
- Why is it difficult to write parallel processing programs (that are fast)?
 - Partitioning: the task must be broken into eight equal-sized pieces
 - Coordination: synchronize between tasks
 - Communication overhead: spend time to communicate each other
 - Amdahl's law: sequential part can limit speed up!





The challenge is getting worse with more processors

Pitfall: Amdahl's Law (Amdahl's Argument)

"The overall performance improvement gained by optimizing a single part of a system is limited by the fraction of time that the improved part is actually used"

The **speedup** of parallel computations can be estimated:





Gene Myron Amdahl (1922-2015)

Pitfall: Amdahl's Law (Amdahl's Argument)

"The overall performance improvement gained by optimizing a single part of a system is limited by the fraction of time that the improved part is actually used"

The **speedup** of parallel computations can be estimated:





Image from https://en.wikipedia.org/wiki/Gene_Amdahl

Pitfall: Amdahl's Law

Reducing the sequential portion



Instruction and Data Streams

- According to the Flynn's taxonomy of computers, ...
 - Mike Flynn, "Very High-Speed Computing Systems", Proc. Of IEEE, 1966

Very High-Speed Computing Systems

MICHAEL J. FLYNN, MEMBER, IEEE

Abstract—Very high-speed computers may be classified as follows:

- 1) Single Instruction Stream-Single Data Stream (SISD)
- 2) Single Instruction Stream-Multiple Data Stream (SIMD)
- 3) Multiple Instruction Stream-Single Data Stream (MISD)
- 4) Multiple Instruction Stream-Multiple Data Stream (MIMD).

"Stream," as used here, refers to the sequence of data or instructions as seen by the machine during the execution of a program.

The constituents of a system: storage, execution, and instruction handling (branching) are discussed with regard to recent developments and/or systems limitations. The constituents are discussed in terms of concurrent SISD

Manuscript received June 30, 1966; revised August 16, 1966. This work was performed under the auspices of the U.S. Atomic Energy Commission. The author is with Northwestern University, Evanston, Ill., and

systems (CDC 6600 series and, in particular, IBM Model 90 series), since multiple stream organizations usually do not require any more elaborate components.

Representative organizations are selected from each class and the arrangement of the constituents is shown.

Introduction

ANY SIGNIFICANT scientific problems require the use of prodigious amounts of computing time. In order to handle these problems adequately, the large-scale scientific computer has been developed. This computer addresses itself to a class of problems characterized by having a high ratio of computing requirement to

Instruction and Data Streams

According to the Flynn's taxonomy of computers, ...

		Data Streams	
		Single	Multiple
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86
	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345




According to the Flynn's taxonomy of computers, ...

		Data Streams	
		Single	Multiple
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86
	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345

Instruction and Data Streams

• According to the Flynn's taxonomy of computers, ...



Instruction and Data Streams

• According to the Flynn's taxonomy of computers, ...

Single Instruction
Single Data stream
Single

Recent processors apply some of these concepts together

No examples today

Multi Instruction
Single Data stream

No examples today


Interpone5345

Multi Instruction
Multi Data stream



Instruction and Data Streams

According to the Flynn's taxonomy of computers, ...




Single Instruction Single Data stream (SISD)

Uniprocessor


Disadvantages

- Limited speed due to being a single core
- Pipelining can be implemented, but only one instruction will be executed at a time



Single Instruction Multi Data stream (SIMD)

A <u>single instruction</u> is executed on <u>multiple different pieces of data</u>



```
for (int i = 0; i < 4; i++) {
    c[i] = a[i] + b[i];
}</pre>
```


```
for (int i = 0; i < 4; i++) {
             c[i] = a[i] + b[i];
SISD
       Instruction pool
                 add
   a[0], b[0]
```


```
for (int i = 0; i < 4; i++) {
             c[i] = a[i] + b[i];
SISD
       Instruction pool
                 add
   a[1], b[1]
```

```
for (int i = 0; i < 4; i++) {
              c[i] = a[i] + b[i];
SISD
        Instruction pool
                  add
   a[2], b[2] PU +
```

```
for (int i = 0; i < 4; i++) {
              c[i] = a[i] + b[i];
SISD
        Instruction pool
                  add
   a[3], b[3] PU +
```

```
for (int i = 0; i < 4; i++) {
    c[i] = a[i] + b[i];
}</pre>
```







SIMD: Motivating Example



```
for (int i = 0; i
    c[i] = a[i] + Single
    the sa
```


Single control unit dispatches the same (single) instruction





Single Instruction Multi Data stream (SIMD)


- A <u>single instruction</u> is executed on <u>multiple different pieces of</u> <u>data</u>
- Excels for computations with regular structure (e.g., linear algebra)
- Works best for data-parallel applications
- Primary application: vector processing
 - -e.g., numpy in Python



Vector Processing




- Highly pipelined function units
- Stream data from/to vector registers to units
 - Data collected from memory into registers
 - Operate on them sequentially using pipelined execution units
 - Results stored from registers to memory





Example: 128-bit SIMD Vectors


• Data types: anything that fits into 16 bytes, e.g.,




- Data bytes must be contiguous in memory and aligned
- Instructions operate in parallel on data in this 16-byte register
 - add, subtract, multiply, etc.
- Additional instructions needed for
 - Masking data
 - Moving data from one part of a register to another

Computing with SIMD Vector Units

- SISD processing
 - One operation produces one result



- SIMD vector units
 - One operation produces multiple results



Vector Extension to MIPS (VMIPS)

- 32 vector registers: v0 to v31 (64 64-bit elements)
- Vector instructions
 - 1v, sv: load/store vector
 - addv.d: add vectors of double
 - addvs.d: add scalar to each element of vector of double

Example: DAXPY (Y = a*X + Y)

Address of X in \$s0 and Y in \$s1

SISD

```
1.d
          $f0,a($sp) ;load scalar a
     addiu $t0,$s0,#512
                       ;upper bound of what to load
loop: 1.d $f2,0($s0)
                       ;load x(i)
     mul.d f2,f2; a \times x(i)
     1.d f4,0(s1); load y(i)
     add.d f4,f4,f2 ;a × x(i) + y(i)
     s.d $f4,0($s1)
                       ;store into y(i)
     addiu $s0,$s0,#8 ;increment index to x
     addiu $s1,$s1,#8 ;increment index to y
     subu $t0,r4,$s0 ;compute bound
          $t0,$zero,loop ;check if done
     bne
```

Example: DAXPY (Y = a*X + Y)

- 1. Load for one element (X[n]) 0 and Y in \$s1
- 2. Compute a*X[n]
- 3. Load for one element (Y[n])
- 4. Compute a*X[n] + Y[n]

5. Store for one element

```
$f0,a($sp)
      1.d
                           ;load scalar a
      addiu $t0,$s0,#512
                           ;upper bound of what to load
loop: 1.d
           $f2,0($s0)
                           ;load x(i)
     mul.d $f2,$f2,$f0
                           ;a \times x(i)
      1.d
           $f4,0($s1)
                           ;load y(i)
      add.d $f4,$f4,$f2
                           ;a \times x(i) + y(i)
                          ;store into y(i)
      s.d
           $f4,0($s1)
      addiu $s0,$s0,#8
                           ;increment index to x
      addiu $s1,$s1,#8
                          ;increment index to y
      subu $t0,r4,$s0
                          ;compute bound
           $t0,$zero,loop ;check if done
      bne
```

Example: DAXPY (Y = a*X + Y)

Address of X in \$s0 and Y in \$s1

SISD

```
$f0,a($sp)
                        ;load scalar a
     1.d
     addiu $t0,$s0,#512
                        ;upper bound of what to load
loop: 1.d $f2,0($s0)
                        ;load x(i)
     mul.d f2,f2; a \times x(i)
     1.d $f4,0($s1)
                        ;load y(i)
     add.d f4,f4,f2 ;a × x(i) + y(i)
     s.d $f4,0($s1)
                        ;store into y(i)
     addiu $s0,$s0,#8
                        ;increment index to x
     addiu $s1,$s1,#8 ;increment index to y
     subu $t0,r4,$s0 ;compute bound
          $t0,$zero,loop ;check if done
     bne
```

SIMD

```
1.d $f0,a($sp) ;load scalar a
1v $v1,0($s0) ;load vector x
mulvs.d $v2,$v1,$f0 ;vector-scalar multiply
1v $v3,0($s1) ;load vector y
addv.d $v4,$v2,$v3 ;add y to product
sv $v4,0($s1) ;store the result
```

Example: DAXPY (Y = a*X + Y)

Address of X in \$s0 and Y in \$s1

```
SISD
                                             $f0,a($sp)
                                                            :load scalar a
                                        1.d
                                        addiu $t0,$s0,#512
                                                            ;upper bound of what to load
                                             $f2,0($s0)
                                                            ;load x(i)
                     1. Load for one
                                           d $f2,$f2,$f0
                                                            ;a \times x(i)
                                             $f4,0($s1)
                                                            ;load y(i)
                     vector X
                                        auu.d $f4,$f4,$f2
                                                            ;a \times x(i) + y(i)
          2. Compute a*X
                                        s.d
                                             $f4,0($s1)
                                                            ;store into y(i)
                                        addiu $s0,$s0,#8
                                                            ;increment index to x
                                        addiu $s1,$s1,#8
                                                            ;increment index to y
     3. Load for one
                                             $t0,r4,$s0
                                                            ; compute bound
                                        lubu
                                             $t0,$zero,loop ;check if done
     vector Y
                                         ne
4. Compute
                                               $f0,a($sp)
                                                            ;load scalar a
                                               $v1,0($s0)
                                                            ;load vector x
a*X + Y
                                        mulvs.d $v2,$v1,$f0
                                                            ;vector-scalar multiply
                                               $v3,0($s1)
                                                            ;load vector y
      5. Store for
                                               $v4,$v2,$v3
                                                            ;add y to product
                                        addv.d
       one vector
                                               $v4,0($s1)
                                                            ;store the result
```

Example: DAXPY (Y = a*X + Y)

Address of X in \$s0 and Y in \$s1

SISD

Almost 600 instructions

Vs.

6 instructions

```
$f0,a($sp)
     1.d
                          ;load scalar a
     addiu $t0,$s0,#512
                          ;upper bound of what to load
loop: 1.d $f2,0($s0)
                          ;load x(i)
     mul.d $f2,$f2,$f0
                          ;a \times x(i)
     1.d $f4,0($s1)
                          ;load y(i)
     add.d $f4,$f4,$f2
                          ; a \times x(i) + y(i)
     s.d $f4,0($s1)
                          ;store into y(i)
     addiu $s0,$s0,#8
                          ;increment index to x
     addiu $s1,$s1,#8
                          ;increment index to y
     subu $t0,r4,$s0
                         ; compute bound
           $t0,$zero,loop ;check if done
     bne
```

```
SIMD
```

```
1.d
       $f0,a($sp)
                    ;load scalar a
       $v1,0($s0)
lv
                    ;load vector x
mulvs.d $v2,$v1,$f0
                    ;vector-scalar multiply
lv $v3,0($s1)
                    ;load vector y
       $v4,$v2,$v3
addv.d
                    ;add y to product
       $v4,0($s1)
                    ;store the result
SV
```

Example: DAXPY (Y = a*X + Y)

Address of X in \$s0 and Y in \$s1

SISD

Stalls per vector element

```
$f0,a($sp)
      1.d
                           ;load scalar a
      addiu $t0,$s0,#512
                           ;upper bound of what to load
           $f2,0($s0)
loop: 1.d
                           ;load x(i)
      mul.d ($f2,($f2),$f0
                           ;a \times x(i)
      1.d $f4,0($s1)
                           ;load y(i)
      add.d.$f4,$f4,$f2
                           ; a \times x(i) + y(i)
      s.d $f4,0($s1)
                           ;store into y(i)
      addiu $s0,$s0,#8
                           ;increment index to x
      addiu $s1,$s1,#8
                           ;increment index to y
      subu $t0,r4,$s0
                           ;compute bound
            $t0,$zero,loop ;check if done
      bne
```


SIMD

Stalls only once per vector operation

```
1.d
       $f0,a($sp)
                    ;load scalar a
       $v1,0($s0)
lv
                    ;load vector x
mulvs.d $v2,$v1,$f0
                    ;vector-scalar multiply
lv $v3,0($s1)
                    ;load vector y
       $v4,$v2,$v3
addv.d
                    ;add y to product
       $v4,0($s1)
                    ;store the result
SV
```

Single Instruction Multi Data stream (SIMD)


- A <u>single instruction</u> is executed on <u>multiple different pieces of</u> <u>data</u>
- Excels for computations with regular structure (e.g., linear algebra)
- Works best for data-parallel applications
- Primary application: vector processing
 - -e.g., numpy in Python
- Modern GPUs, containing vector processors, are commonly SIMD systems
- Disadvantages
 - Limited to specific applications



SIMD Example










X+2, Y-1

Example: Nvidia Tesla




Multiple (multithreaded) SIMD processors, each as shown:



Multi Instruction Multiple Data stream (MIMD)


- Multiple instructions operate on different pieces of data, either independently or as part of shared memory space
 - Multiprocessor
 - Multithreaded processor
- Uses:
 - Most modern computers
 - Cluster




Shared Memory



- Shared Memory Multiprocessor (SMP)
 - Hardware provides single physical address space for all processors
 - Synchronize *shared variables* using locks
 - Memory access time
 - UMA (uniform) vs. NUMA (nonuniform)




Cache Coherence Problems




4


Cache Coherence Problems



Cache Coherence Problems




Cache Coherence Problems



Multicore Cache Coherence: Solution

• Use the cache coherence protocol (e.g., MSI, MESI protocol)





Multithreading




Thread: the unit of execution within a process

Share the memory space







Single Processor Single Thread

Single Processor Multithread

Multiprocessing

Hardware Multithreading

- Run multiple threads of execution in parallel
 - Fast switching between threads
- Fine-grain multithreading
 - Switch threads after each cycle
 - Interleave instruction execution
 - If one thread stalls, others are executed
- Coarse-grain multithreading
 - Only switch on long stall (e.g., L2-cache miss)
 - Simplifies hardware, but doesn't hide short stalls (e.g., data hazards)



Instruction and Data Streams

According to the Flynn's taxonomy of computers, ...

		Data Streams			
		Single	Multiple		
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86		
	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345		

Question?