



Recap: Instruction Set

2



The commands understood by a given architecture




ARM's instructions

```
pop {r0}
mov r0, r1
add r0, r0, r1
add r0, #16
```



Intel's Instructions

```
pop eax
mov eax, ebx
add eax, ebx
add eax, 0x10
```



MIPS's Instructions


```
slt $t0, $s0, $s1
add $s2, $s0, $s1
sub $t2, $s1, $zero
lw $t0, 8($s3)
```

Recap: Instruction Set



The commands understood by a given architecture

Today's topic



Background: Hexadecimal

- Base 16
 - Compact representation of bit strings
 - -4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: 0xECA8 6420
 - **1110 1100 1010 1000 0110 0100 0010 0000**

Introduction to MIPS ISA


The MIPS Instruction Set

- Microprocessor without Interlocked Pipeline Stages (MIPS)
- Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)
- Typical of many modern embedded ISAs
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
 - Almost 100 million MIPS processors manufactured in 2002

Reduced Instruction Set Computer (RISC)

The MIPS Instruction Set





MIPSA ISA Key Idea



- Goals of Instruction Set Design for MIPS
 - Maximize performance
 - Minimize cost
 - Reduce design time (of compiler and hardware)

By the Simplicity of Hardware!

MIPS Register Model

9

- *
- 32 x 32 bits general purpose registers (available to programmers)
- 32 x 32 bits floating point registers
 - Paired as **16** x 64 bits for double precision
- HI (32 bits) and LO (32 bits): for multiply and divide
- PC

R0	F1	F0
R1	•••	•••
•••	F31	F30
R30	HI	
R31	LO	PC

MIPS General Purpose Registers

#	Name	Usage
0	\$zero	The constant value 0
1	\$at	Assembler temporary
2	\$v0	Values for results and
3	\$v1	expression evaluation
4	\$a0	Arguments
5	\$a1	
6	\$a2	
7	\$a3	
8	\$t0	Temporaries
9	\$t1	(Caller-save registers)
10	\$t2	
11	\$t3	
12	\$t4	
13	\$t5	
14	\$t6	
15	\$t7	

#	Name	Usage	
16	\$ s0	Saved temporaries	
17	\$ s1	(Callee-save registers)	
18	\$ s2		
19	\$ s3		
20	\$s4		
21	\$s5		
22	\$ s6		
23	\$s7		
24	\$t8	More temporaries	
25	\$t9	(Caller-save registers)	
26	\$k0	Reserved for OS kernel	
27	\$k1		
28	\$gp	Global pointer	
29	\$sp	Stack pointer	
30	\$fp	Frame pointer	
31	\$ra	Return address	

MIPS General Purpose Registers

#	Name	Usage
0	\$zero	The constant value 0
1	\$at	Assembler temporary
2	\$v0	Values for results and
3	\$v1	expression evaluation
4	\$a0	Arguments
5	\$a1	
6	\$a2	
7	\$a3	
8	\$t0	Tempo ries
9	\$t1	(Call egisters)

Used for function calls

14	\$t6
15	\$t7

#	Name	Usage	
16	\$ s0	Saved temporaries	
17	\$s1	(Callee-save registers)	
18	\$ s2		
19	\$s3		
20	\$s4		
21	\$s5		
22	\$ s6		
23	\$s7		
24	\$t8	More temporaries	
25	\$t9	(Caller-save registers)	
26	\$k0	Reserved for OS kernel	
27	\$k1		
28	\$gp	Global pointer	
29	\$sp	Stack pointer	
30	\$fp	Frame pointer	
31	\$ra	Return address	

MIPS General Purpose Registers


#	Name	Usage	
0	\$zero	The constant value 0	

Registers primarily used as variables in programs


\$a1 \$a2 \$a3 \$t0 **Temporaries** (Caller-save registers) \$t1 \$t2 10 \$t3 \$t4 \$t5 \$t6 14 15 \$t7


#	Name	Usage	
16	\$ s0	Saved temporaries	
17	\$ s1	(Callee-save registers)	
18	\$ s2		
19	\$ s3		
20	\$ s4		
21	\$s5		
22	\$ s6		
23	\$s7		
24	\$t8	More temporaries	
25	\$t9	(Caller-save registers)	
26	\$k0	Reserved for OS kernel	
27	\$k1		
28	\$gp	Global pointer	
29	\$sp	Stack pointer	
30	\$fp	Frame pointer	
31	\$ra	Return address	

Memory Structure in MIPS




Memory Structure in MIPS





Q. What is the range of memory addresses a 32-bit machine (e.g., MIPS) can access?




Q. What is the maximum memory capacity a 32-bit machine can handle?

2³² bytes = 4GB

A More Intuitive View of Memory






Endianness



- The order in which a sequence of bytes are stored in memory
- Big Endian = The MSB goes to the lowest address
- Little Endian = The LSB goes to the lowest address

MIPS uses Big Endian

Big endian



MIPS Design Principles

MIPS Design Principles

1. Simplicity favors regularity


2. Smaller is faster

3. Make common case fast

4. Good design demands a compromise

Principle #1: Simplicity Favors Regularity

- Most of arithmetic/logic instructions have three operands
 - Order is fixed (destination first)



- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Arithmetic Example



· C code:

$$f = (g + h) - (i + j);$$

Compiled MIPS code (Assembly):

```
add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1
```

Principle #2: Smaller is Faster


- MIPS provides only 32 registers available to programmers
- Most of the operands of MIPS arithmetic/logic instructions are restricted to "registers" (register addressing mode)
 - -E.g., int $a = b + c \rightarrow add \$s0,\$s1,\$s2$
 - Compiler associates the variables with the registers

Design Principle 2: Smaller is Faster

Why Only 32 Registers? (Why Smaller is Faster?)

Why not include a lot of registers inside a processor?

→ It may increase the <u>clock cycle period</u> because it takes more time for electronic signals to traverse **farther**



Register Operand Example

· C code:

```
f = (g + h) - (i + j);
// Assume g,h,i,j,f are assigned to s0,s1,s2,s3,s4
```

Compiled MIPS code (Assembly):

```
add t0, s0, s1 # temp t0 = g + h
add t1, s2, s3 # temp t1 = i + j
sub s4, t0, t1 # f = t0 - t1
```

Principle #3: Make Common Case Fast

Observation: constants are used quite frequently as operands

$$a = b + 3$$

- Solution: make constants part of arithmetic instructions
 - -E.g., addi \$s3, \$s3, 4

(Loading a constant from memory into a register can slow down the speed)

- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

Principle #3: Make Common Case Fast

- MIPS register 0 (\$zero) is the constant 0
 - -Cannot be overwritten (i.e., read-only)
- Useful for common operations
 - -E.g., move between registers:

add \$t2, \$s1, \$zero


- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

MIPS Instruction Formats


 Before talking about principle #4, let's look at the MIPS instruction formats

- There are three types of instruction formats
 - -R-format instructions: add, sub, and, or, ...
 - I-format instructions: addi, andi, beq, ...
 - J-format instructions: j and jal

R-Format Instructions



R-Format Instructions



Operation code

register

1st source 2nd source register

Destination register

Shift amount

Function code

Example:

add \$t0, \$s1,

Decimal:


18

0

32

R-Format Instructions





Operation code

register

1st source 2nd source register

Destination register

Shift amount

Function code

Example:

add \$t0, \$s1, \$s2

Decimal:

0

17

18

8

0

32

Binary:

000000

10001

10010

01000

00000


100000

 $0000\ 0010\ 0011\ 0010\ 0100\ 0000\ 0010\ 0000_2 = 02324020_{16}$


Tip: Converting to a Machine Instruction 83

\$t0, \$s1, \$s2 add


1. Refer to the ISA manual (e.g., MIPS green sheet)



2. Look up the table for add instruction



3. Encode the instruction by fellowing the format




Tip: Converting to a Machine Instruction

34

_				
add	NAME	NUMBER	USE	PRESERVEDACROSS
1 Do		TOMBLIC	ODL	A CALL?
1. Re (e.g.,	\$zero	0	The Constant Value 0	N.A.
	\$at	1	Assembler Temporary	No
M Com	\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
SE I Add L I Add L I And L Sec I Brand Brand Brand Brand Brand Jupe	\$a0-\$a3	4-7	Arguments	No
960 Jampi 7 Lead 1 Lead 10 Le	\$t0-\$t7	8-15	Temporaries	No
a O O I O I O O I O I O I O O	\$s0-\$s7	16-23	Saved Temporaries	Yes
Store Credible Store Under Store Under Store Walder Subtract Under	tend of 1 1 1 1 1 1 1 1 1 1			
M Copyright To Cop	(4) man Add 1- (4) men Add (1) , mendary, 7- (6)	A		to 0 32
			17 18	<u> </u>

Problems with R-Format Instructions




Problem: the 5-bit field is too small for a constant value

Example:

- addi \$s3, \$s3, **1000**
- lw \$s0, 1000(\$s1)

Solution: I-format instructions for immediate value


I-Format Instructions for Immediate Value®



Example:



Principle #4: Good Design demands Good Compromises




- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but <u>keep 32-bit instructions</u> <u>same length (principle 1)</u>
 - Keep formats as similar as possible

Summary: MIPS Design Principles


Principle #1: Simplicity Favors Regularity

- Most of arithmetic/logic instructions have three operands
 - Order is fixed (destination first)



- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Principle #3: Make Common Case Fast



$$a = b + 3$$

- **Solution**: make *constants part* of arithmetic instructions
 - -E.g., addi \$s3, \$s3, 4

(Loading a constant from memory into a register can slow down the speed)


- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

Principle #2: Smaller is Faster

- MIPS provides only 32 registers available to programmers
- Most of the operands of MIPS arithmetic/logic instructions are restricted to "registers" (register addressing mode)
 - -E.g., int a = b + c \rightarrow add \$s0,\$s1,\$s2
 - Compiler associates the variables with the registers

Design Principle 2: Smaller is Faster

Principle #4: Good Design demands Good Compromises



- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but <u>keep 32-bit instructions</u> same length (principle 1)
 - Keep formats as similar as possible

Thank You