

Seongil Wi




HW2


2

Due date: 11/26, 11:59PM

Where Are We?



Today's Topic – Memory




Today's Topic



Memory

Accessing memory is one of the biggest performance bottlenecks \otimes

Recap: Program Execution



(One-by-one)

Performance Bottleneck


Performance intel. bottleneck (3) Control (brain) 01010010 Datapath Processor (CPU) (e.g., Intel 17)

Data A 01010010 00110110

Performance bottleneck (3) 01010010 00110110 Program A 01101101 11001110 11010111 01000110 Program C Program B Hard disk

Main memory


Recap: Storage Inside in CPU



Recall that 'Smaller is Faster!'

The faster memories are *more expensive per bit* than the slower memories and thus are smaller!

Memory	Typical access time	\$ per GB (in 2020)
Static RAM (SRAM)	0.5ns - 2.5ns	\$2,000 - \$5,000
Dynamic RAM (DRAM)	50ns – 70ns	\$20 – \$75
Magnetic Disk	5ms - 20ms	\$0.20 - \$2



There is a *conflict* having large and fast memory (3) How can we achieve <u>large and fast memory</u>?

Solution: Memory Hierarchy


A structure that uses multiple levels of memories



Exploiting Hierarchy Example: Book Storage



Exploiting Hierarchy Example: Book Storage




How about Level 3?

12


Solution: Memory Hierarchy

A structure that uses multiple levels of memories



Solution: Memory Hierarchy

A structure that uses multiple levels of memories



Medium level Main memory



A structure that uses multiple levels of men

intel. Fact Level 1 Sman 01010016 Datapath Processor (e.g., Intel 17)

Level 2

Level N


w ap ge

Main memory


Solution: Memory Hierarchy

17

A structure that uses multiple levels of memories



Memory Hierarchy Details



Secondary storage (Hard disk)

Why does the Memory Hierarchy Work?

Because of the principle of locality!



Important Principle: Locality (지역성)

The tendency to access the <u>same set of memory locations</u> <u>repetitively</u> over a short period of time

1. Temporal locality (locality in time)

2. Spatial locality (locality in space)

21

Temporal Locality Example

$$a = b + c$$

 $d = 2*a + 1$

Temporal locality: items accessed recently are likely to be accessed again soon!





The tendency to access the <u>same set of memory locations</u> <u>repetitively</u> over a short period of time

- 1. Temporal locality (locality in time)
 - If an item is referenced, <u>the same item</u> will tend to be referenced again soon

2. Spatial locality (locality in space)

23

Spatial Locality Example

Spatial locality: Items near those accessed recently are likely to be accessed soon





The tendency to access the <u>same set of memory locations</u> <u>repetitively</u> over a short period of time

- 1. Temporal locality (locality in time)
 - If an item is referenced, <u>the same item</u> will tend to be referenced again soon

- 2. Spatial locality (locality in space)
 - If an item is referenced, *nearby items* will tend to be referenced soon


25

Locality Example: 1st Access

- Assumption: two levels (upper, lower)
 - Each pair of levels in the memory hierarchy can be thought of as having an upper and lower level


Upper level (e.g., L1 cache)

Lower level (e.g., L2 cache)



Processor


- Assumption: two levels (upper, lower)
 - Each pair of levels in the memory hierarchy can be thought of as having an upper and lower level



27

Locality Example: 1st Access

- Assumption: two levels (upper, lower)
 - Each pair of levels in the memory hierarchy can be thought of as having an upper and lower level



- Assumption: two levels (upper, lower)
 - Each pair of levels in the memory hierarchy can be thought of as having an upper and lower level

Stall Request data from address A Upper level (e.g., L1 cache) Data is transferred Access

- Assumption: two levels (upper, lower)
 - Each pair of levels in the memory hierarchy can be thought of as having an upper and lower level

Stall Request data from address A Upper level Copy (e.g., L1 cache) Data is transferred Access

Assumption: two levels (upper, lower)


- Each pair of levels in the memory hierarchy can be thought of as having an *upper* and *lower level*

Processor Get the Request data data from address A Upper level Access (e.g., L1 cache) Data is transferred

When a miss occurs, performance degrades significantly \otimes


Locality Example: 2nd Access

Accessing the same memory data again (temporal locality)



Locality Example: 3rd Access

Accessing nearby memory data (spatial locality)




When a miss occurs, performance degrades significantly (3) However, once a miss happens, many hits can be expected due to *locality*, leading to performance improvement!

Terms



- Block (a.k.a., line): unit of copying
 - Several words in cache memory
- Hit: data requested is in the upper level
 - Hit ratio: hits/accesses
- Miss: data requested is not in the upper level
 - Block copied from lower leve
 - Miss penalty: time taken to resolve miss
 - Miss ratio: misses/accesses

= 1 - hit ratio




Memory Hierarchy



- Taking advantage of *locality*
 - -Store everything on disk
 - Copy recently accessed (and nearby) items from disk to smaller DRAM memory
 - Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory

Why Memory Hierarchy Crucial?

- Processor speed improvement: 60%/ year (2x/1.5 year)
- Memory latency improvement: 9% / year (2x/10 years)



- Still it takes around 100+ CPU cycles for DRAM access
 - Hierarchy (계층구조) is the key!

Question?