

# CSE261: Computer Architecture

## 19. Memory Hierarchy (5): Virtual Memory #2

Seongil Wi

# Place of the Page Table?

Virtual page  
number

Page table

Physical page or  
disk address

Valid

1	•
1	•
1	•
1	•
0	•
1	•
1	•
0	•
1	•
1	•
0	•
1	•

Physical memory

Disk storage

*Where does the  
page table exist?  
Physical memory!*

# Place of the Page Table?

Virtual page  
number

Page table

Valid Physical page or  
disk address

Valid	Physical page or disk address
1	
1	
1	
1	
0	
1	
1	
0	

Physical memory



*Where does the  
page table exist?  
Physical memory!*




*Any problems?*

*Multiple memory access: one memory access to obtain the physical address and a second access to get the data*


# Problem: Multiple Memory Access




# Problem: Multiple Memory Access




# Problem: Multiple Memory Access




# Problem: Multiple Memory Access



**Multiple memory accesses cause performance degradation 😞**  
**How can we solve this problem?**




# Solution: A Cache for Address Translation<sup>8</sup>





# Solution: A Cache for Address Translation <sup>9</sup>



# **Making Address Translation Fast: the TLB**

# Translation-Lookaside Buffer (TLB)

---



A **cache** that keeps track of recently used address mappings to try to avoid an access to the page table

# Translation-Lookaside Buffer (TLB)




A **cache** that keeps track of recently used address mappings to try to avoid an access to the page table

- Rely on **locality** of reference to the page table

*“When a translation for a virtual page number is used, it will probably be needed again in the near future”*


# Translation-Lookaside Buffer (TLB)

13




# Translation-Lookaside Buffer (TLB)

**TLB: a special cache for address translations**



# Translation-Lookaside Buffer (TLB)


Stores the recently used address mappings



# Translation-Lookaside Buffer (TLB)

Virtual page number

Physical page number





# Translation-Lookaside Buffer (TLB)

Virtual page number

Physical page number

Same with the  
cache "valid" bit

Tag = virtual page #  
(→ fully-associative)


number	Valid	Dirty	Hit	Tag	address
1	0	1			
1	1	1			
1	1	1			
1	0	1			
0	0	0			
1	0	1			

Page table

1	0	1		
0	0	0		
1	0	1		
1	0	1		
0	0	0		
1	1	1		
1	1	1		
0	0	0		
1	1	1		


Physical memory

Disk storage




# Case #1: TLB Hits


18




# Case #1: TLB Hits



# Case #1: TLB Hits



# Case #1: TLB Hits








## *TBL (write) Miss*

# Case #2: TLB Misses

sw \$1, 4(\$3)

**Case #2-1:** If the page exists in memory, ...

**Case #2-2:** If the page is not present in memory, ...  
(page fault)




# Case #2-1: TLB Misses – Memory Hit

sw \$1, 4(\$3)

Case #2-1: If the page exists in memory, ...

Case #2-2: If the page is not present in memory, ...  
(page fault)






# Case #2-1: TLB Misses – Memory Hit

SW \$1, 4(\$3)

Case #2-1: If the page exists in memory, ...

Case #2-2: If the page is not present in memory, ...  
(page fault)




# Case #2-1: TLB Misses – Memory Hit

SW \$1, 4(\$3)

Case #2-1: If the page exists in memory, ...

Case #2-2: If the page is not present in memory, ...  
(page fault)




# Case #2-2: TLB Misses – Page Fault


SW \$1, 4(\$3)

Case #2-1: If the page exists in memory, ...

Case #2-2: If the page is not present in memory, ...  
(page fault)



# Case #2-2: TLB Misses – Page Fault



sw \$1, 4(\$3)




# Case #2-2: TLB Misses – Page Fault

SW \$1, 4(\$3)

Case #2-1: If the page exists in memory, ...

Case #2-2: If the page is not present in memory, ...  
(page fault)





# Case #2-2: TLB Misses – Page Fault

SW \$1, 4(\$3)

Case #2-1: If the page exists in memory, ...

Case #2-2: If the page is not present in memory, ...  
(page fault)





## Case #2: TLB Misses

---



### Case #2-1: If page is **in memory**

- Load the page table entry from main memory and retry
- Could be handled in hardware or in software
  - Raise a special exception, with optimized handler


### Case #2-2: If page is **not in memory** (page fault)

- OS handles fetching the page and updating the page table
- Then restart the faulting instruction




# TLB and Cache Interaction

33




# TLB and Cache Interaction

- Physically addressed caches
  - Cache tag uses physical address
    - Always translate before cache lookup
  - Allows multiple processes to have blocks in cache at the same time
  - Allows multiple processes to share pages



# TLB and Cache

35




# TLB and Cache

Virtual address


31 30 29 ..... 14 13 12 11 10 9 ..... 3 2 1 0

Virtual page number


Page offset




# TLB and Cache





Tag = Virtual page #  
(→ fully-associative)







## Fields for caching

# TLB and Cache





# TLB and Cache







# TLB and Cache



# TLB and Cache



**Question?**