Assignment 3: GPU Matrix Multiplication GPU Poisson Problem

Your report must be handed in electronically on DTU Inside in PDF format!

Please add your source code in a ZIP file!

Remember the Addendum with the responsibilities!

Deadline: latest on January 24, 2020 at 24:00!

Background

Matrix-matrix multiplication has for medium and large size matrices the potential to be a **compute-bound** operation (e.g., for square matrices of size N it requires $\mathcal{O}(N^2)$ memory accesses and $\mathcal{O}(N^3)$ arithmetic operations). It is therefore a great example for showing the GPU's computing capabilities.

NVIDIA has developed a BLAS library for GPUs - called CUBLAS - which also includes a highly optimized DGEMM routine that takes the same function arguments as the CPU version.

The Jacobi method, on the other hand, is a **memory-bound** operation; it performs a constant small amount of flops per memory access for all N. The performance is limited by the effective memory bandwidth that can be reached, which is currently about 7x larger for GPUs compared to CPUs. Also the data transfers CPU \leftrightarrow GPU add to the actual running times.

The Assignment

The prerequisite for this assignment is the previous two assignments in the course.

We again consider the general matrix-matrix multiplication,

$$C = AB$$

which you have worked with in Assignment 1. The matrix sizes of **A** and **B** are $m \times k$ and $k \times n$, respectively, so that **C** has size $m \times n$, where m, n, and k are arbitrary positive integers.

We again provide a framework for matrix multiplication with a driver program on DTU Inside, similar to the one you used in Assignment 1, but this time for the CUDA compiler nvcc. For more information see the README provided with the driver.

You will also solve the Poisson problem again using the same Jacobi method for the heat distribution in a small square room. Please re-read the background text of Assignment 2 for the details.

The purpose of this assignment is to gain experience with high-performance CUDA programming by writing and optimizing a matrix multiplication kernel and a Jacobi iteration kernel for the GPU. We begin with naive versions and proceed by stepwise optimizations.

Matrix multiplication

1. You will need a reference matrix multiply on the CPU for estimating speed-ups of the later GPU versions. For this you should use the DGEMM call you made for Assignment 1 linked to a multithreaded version of CBLAS. The driver provided for Assignment 3 is already linked with such a version of CBLAS (-lmkl_core) and allows for a fair comparison.

Write a first sequential implementation (matmult_gpu1()) of matrix multiplication on the GPU that uses only a single thread. It should work for all matrix sizes. Hints:

- You need CUDA code to allocate memory on the GPU, transfer A and B to the GPU, transfer C back to the CPU, and free the allocated memory.

Write a second naive implementation (matmult_gpu2()) of matrix multiplication on the GPU that uses one thread per element of C. It should work for all matrix sizes. Hints:

- In your kernel, each thread should read one row of $\bf A$ and one column of $\bf B$ and compute and store the corresponding element of $\bf C$.
- It is convenient to use 2D thread blocks.

Time your kernels for different matrix sizes and compare to the reference DGEMM on the CPU. How much of the running time is used for CPU \leftrightarrow GPU transfers?

- 2. Improve the naive kernel by writing a third version (matmult_gpu3()) of matrix multiplication, where each thread computes exactly two elements of C. Hints:
 - Think about which second element a thread should compute (right neighbor, below neighbor, or others?). Not all choices are equally good.

Modify the third version into a new version (matmult_gpu4()), where each thread computes > 2 elements of C. Try to find the optimal number and placement of the elements.

Time your kernels for different matrix sizes and compare to the reference DGEMM on the CPU and your other kernels. Did you get any speed-up and can you explain why/why not?

3. See the section about shared memory in the 'CUDA Programming guide' online document;

http://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#shared-memory

where an implementation of matrix multiplication implementation is described. Take this implementation and modify it into a fifth version (matmult_gpu5()) that uses shared memory for reading the A and B matrices in order to improve the performance.

For simplicity in the fifth version, you may assume that m, n and k are integer multiples of the thread block size.

Time your kernels for different matrix sizes and compare to the reference DGEMM on the CPU and your other kernels. Did you get any speed-up and can you explain why/why not?

- 4. Finally compare with the DGEMM function for GPUs provided by Nvidia in the CUBLAS library by implementing the matmult_gpulib() function. Hints:
 - cublasDgemm() is only for column major, so remember the exercise from week 1.

Use a profiler tool (e.g., nvvp) to analyze your kernels and try to explain what limits their performance on the current hardware. Report your findings.

How would you suggest to improve your kernels further? [Note: If you decide to improve further on any of the kernels because you have some time to spare, please use the extra function matmult_gpu6() for this and leave the previous five functions in your library implemented acording to the questions in the assignment.]

Comment on the observed performance of all your kernels. Comment on the observed speed-up between the fastest CPU version and the fastest GPU version.

Poisson Problem

5. Use your code from Assignment 2 as a starting point for solving the Poisson problem and use the fastest CPU version as the reference Jacobi method in the following.

For simplicity in parts 5., 6. and 7. it is sufficient to use the maximum iteration limit as the stopping criteria. For comparison in these parts, you should remove any norm calculation from your reference code as well.

Write a sequential kernel for solving the Poisson problem with Jacobi iterations on the GPU that uses only one thread. Hints:

- Let the CPU initialize vectors u and f, then do a CPU \rightarrow GPU transfer of them.
- Launch your Jacobi iteration kernel inside a CPU controlled iteration loop to get global synchronization between each iteration step.
- When all iterations are done, transfer the result from $GPU \rightarrow CPU$.

Time your kernel for small grid sizes and compare to the reference.

6. Write a naive kernel for solving the Poisson problem with Jacobi iterations on the GPU that uses one thread per grid point and does NOT use shared memory.

Use a profiler tool (e.g., nvvp) to analyze your kernel and try to explain what limits its performance on the current hardware. Report your findings.

How would you suggest to improve this kernel further?

- 7. Modify your kernel for solving the Poisson problem so that it can run simultaneously on two GPUs by splitting the task equally between them (you may assume that the grid size is an equal number). Hints:
 - Make two separate kernels one for GPU0 and one for GPU1.
 - Use cudaDeviceEnablePeerAccess() to avoid explicit copying of ghost points.

Comment on the observed performance of your implementation.

- 8. Make a second version of your naive kernel from part 6 that supports the norm based stopping criteria used in Assignment 2. Hints:
 - Consider how the sum reduction kernels from the slides can be modified in order to work as part of your Jacobi iteration implementation.

What is the observed overhead from introducing the norm based stopping criteria in your GPU kernel? What is the overhead in the CPU reference version?

Goals

The following concepts are covered in this assignment

- How to write GPU kernels having 2D thread blocks and 2D grids.
- Using shared memory and "register-blocking".
- How to improve performance by optimizing instructions throughput for GPU code.
- Multi-GPU programming.
- Performance profiling of incremental improvements to kernel code.
- Calling the CUBLAS linear algebra library.
- Reduction operations in CUDA.