The Memory Allocation Kinds Side Document Version 1.0

MPI Forum Hybrid Working Group (September 2023)

Acknowledgments

Authors

Rohit Zambre, James Dinan, Maria Garzaran, Daniel Holmes, Edgar Gabriel, Michael Klemm, and Pedram Alizadeh

Contents

1	Overview	3
2	Definitions	4
	2.1 Kind: cuda	4
	Restrictors	4
	2.2 Kind: rocm	4
	Restrictors	4
	2.3 Kind: levelzero	5
	Restrictors	5
A	Changelog	6
	A.1 Changes from Version 1.0 to Version 1.1	6
Bi	ibliography	7

- 1 Version 1.0: September 2023 This document codified the state of the practice for MPI
- ² runtime systems to enable the debugging of MPI applications. This and future versions of
- $_3$ this side document to the MPI standard are ratified by the MPI Forum, but not an official
- 4 part of the standard itself.

Chapter 1

Overview

memory types.

12

13

- Modern computing systems contain a variety of memory types, each closely associated with a distinct type of computing hardware. For example, compute accelerators such as GPUs typically feature their own memory that is distinct from the memory attached to the host processor. Additionally, GPUs from different vendors also differ in their memory types. The differences in memory types influence feature availability and performance behavior of an application running on such modern systems. Hence, MPI libraries need to be aware of and support additional memory types. For a given type of memory, MPI libraries need to know the associated memory allocator and the limitations on memory access. The different memory kinds capture the differentiating information needed by MPI libraries for different
 - This MPI side document defines the memory allocation kinds and their associated restrictors that users can use to query the support for different memory kinds provided by the MPI library.

Chapter 2

₂ Definitions

3 This section contains definitions of memory allocation kinds and their reistrictors.

4 2.1 Kind: cuda

5 The cuda memory kind refers to the memory allocated by the CUDA runtime system [1].

6 Restrictors

- host: Support for memory allocations on the host system that are page-locked for direct access from the CUDA device (e.g., memory allocations from the cudaHostAlloc() function).
- device: Support for memory allocated on a CUDA device (e.g., memory allocations from the cudaMalloc() function).
- managed: Support for memory that is managed by CUDA's Unified Memory system (e.g., memory allocations from the cudaMallocManaged() function).

14 2.2 Kind: rocm

The rocm memory kind refers to the memory allocated by the ROCm runtime system [2].

16 Restrictors

18

19

- host: Support for memory allocated on the host system that is page-locked for direct access from the ROCm device (e.g., memory allocations from the hipHostMalloc() function).
- device: Support for memory allocated on the ROCm device (e.g., memory allocations from the hipMalloc() function).
- managed: Support for memory that is managed automatically by the ROCm runtime (e.g. memory allocations from the hipMallocManaged() function).

2.3 Kind: levelzero

- 2 The levelzero memory kind refers to the memory allocated by the Level Zero runtime sys-
- $3 ext{ tem } [3].$

4 Restrictors

- host: Support for memory allocated on the host that is accessible by Level Zero devices (e.g., memory allocations from the zeMemAllocHost() function).
- device: Support for memory allocated on a Level Zero device (e.g., memory allocations from the zeMemAllocDevice() function).
- shared: Support for memory allocated that will be shared between the host and one or more devices Level Zero devices (e.g., memory allocations from the zeMemAlloc-Shared() function).

₁ Annex A

₂ Changelog

- 3 This annex summarizes changes from the previous versions of the MPIR Process Acquisition
- 4 Interface document to the version presented by this document. Only significant changes
- $_{5}$ that might either require implementation effort in MPI libraries or debuggers, or change
- the understanding of specific mechanisms described by this document are presented.

⁷ A.1 Changes from Version 1.0 to Version 1.1

1. Clarifications to the availability of the variable MPIR_being_debugged in the starter process.

Bibliography

- 2 [1] CUDA Runtime API. https://docs.nvidia.com/cuda/cuda-runtime-api/.
- 3 [2] HIP Programming Manual. https://rocm.docs.amd.com/en/latest/reference/hip.html.
- 4 [3] Level Zero Programming Guide. https://spec.oneapi.io/level-
- 5 zero/latest/core/PROG.html.