
小梅哥实验:通过串口发送数据到FPGA中,FPGA接收到数据后将数据存储在双口RAM的一段连续空间中,通过quartus ii 软件提供的In-System Memory Content Editor 工具查看RAM中接收到的数据,当需要时,按下按键0,则FPGA将RAM中存储的数据通过串口发送出去。



简单双口RAM:有一组读数据和读地址线,一组写数据和写地址线,所以能同

时进行读和写操作,但不能同时对同一地址进行读和写操作。


data[7:0]:数据写入端口

wraddress[4:0]:写入地址

wren:写请求信号

rdaddress[4:0]: 读出地址

## 读取数据不需要请求信号



真双口RAM:有两组数据线和地址线;能同时进行两个端口读;能同时进行两个端口写;

能同时一个端口读同时另一个端口写;

真双口RAM其实就是两个单口RAM组合在一起构成的,只是真双口RAM里的两个单口RAM是操作的同一片存储空间。我的理解:真双口RAM中没有读地址,应该是与写地址共用地址。

with two read/write ports:有两个读和两个写端口,共四端口

data a[7:0]: 数据写入端口a

address a[4:0]: 写入地址a

wren a:写请求信号a

q\_a[7:0]:a端口的输出

data\_b[7:0]:数据写入端口b


address\_b[4:0]:写入地址b

wren\_b:写请求信号b

q\_b[7:0]:b端口的输出

clock: 时钟信号

实验中选择的是: with one read port and one write port




Use different data widths on different ports:可以设置不同端口和不同的数据长度 What should the memory block type be?

Auto:自动分配


M9K:内部块RAM

LCs:内部寄存器




single clock 写入和读出使用同一个时钟

Create a 'rden' read enable signal: 可以添加读使能信号




输入输出都是先通过寄存器后在输入输出的,输入寄存器是默认存在的,输出寄存器可以去掉

Create an 'aclr' asynchronous clear for the registerd ports: 创建可以清除的寄存器的信号,只是清零寄存器,不会清零ram



当写入的时候如果此时读取,因为只有一个时钟,所以读取的数据不确定,此处有两种选择: 1读出的是老数据; 2不关心读出的是啥




需不需要对这个ram进行初始化,即在编译时就写入这个ram数据 rom必须使用mif文件初始化

### ctrl + O, 打开dpram.v文件, 这个就是刚才生成的IP核的源代码


```
// megafunction wizard: %RAM: 2-PORT%
          // GENERATION: STANDARD
          // VERSION: WM1.0
          // MODULE: altsyncram
          // File Name: dpram.v
      8
          // Megafunction Name(s):
                    altsyncram
     10
     11
          // Simulation Library Files(s):
     12
                    altera mf
     13
          // ************************
     14
     15
          // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
     16
     17
          // 13.1.0 Build 162 10/23/2013 SJ Full Version
     18
     19
     20
|
          //Copyright (C) 1991-2013 Altera Corporation
          //Your use of Altera Corporation's design tools, logic functions
×
     23
          //and other software and tools, and its AMPP partner logic
     24
          //functions, and any output files from any of the foregoing
          //(including device programming or simulation files), and any
          //associated documentation or information are expressly subject
         //to the terms and conditions of the Altera Program License
     28
          //Subscription Agreement, Altera MegaCore Function License
         //Agreement, or other applicable license agreement, including,
          //without limitation, that your use is for the sole purpose of
     31
         //programming logic devices manufactured by Altera and sold by
     32
          //Altera or its authorized distributors. Please refer to the
     33
         //applicable agreement for further details.
     34
     35
     36
          // synopsys translate off
          `timescale 1 ps / 1 ps
     38
          // synopsys translate_on
     39
        ⊟module dpram (
```


### 接下来是建立testbench文件对此IP核进行仿真。


#### 路径问题




### dpram - dpram









# 测试脚本:

`timescale 1ns/1ns
`define clk\_period 20

module dpram\_tb;


//---輸入信号 reg clock; reg [7:0]data;//写入端口

```
reg [7:0]rdaddress;//读出地址
reg [7:0]wraddress;//写入地址
reg wren;//写使能信号
wire [7:0]q;//输出信号
integer i; //注意for循环的写法
dpram dpram0(
    .clock(clock),
    .data(data),
    .rdaddress(rdaddress),
    .wraddress(wraddress),
    .wren(wren),
    (p)p.
);
initial clock = 1;
always#(`clk period/2)clock = ~clock;
initial begin
    data = 0:
    rdaddress = 30;
    wraddress = 0;
    wren = 0;
    #(`clk period*20 + 1);//初始化完成后延时一段时间
    /*进行数据写入仿真*/
    for(i=0;i<=15;i=i+1)//不能写i++, 只能写i=i+1
    begin
        wren = 1;//数据开始写入
         data =255 - i;//数据为255-i
        wraddress = i;//写入的地址为i
        #`clk_period;
    end
    wren = 0;//数据写入完成
    #(`clk period*20);
```


```
//测试数据读出
for(i=0;i<=15;i=i+1)
begin
rdaddress = i;//写入读地址
#`clk_period;
end
#(`clk_period*20);
$stop;
end
```


### endmodule


# 测试结果:





# 真双口RAM




















## 测试脚本:

设计思路: 1.先用a端口向RAM中写入数据,数据为: 255~240,地址

为: 0~15; 2.两个端口同时读出地址为0~31中数据; 3.用b端口向


RAM写入数据,数据为:84~69,地址为16~31;4.两个端口同时读

出地址为0~31中数据;


# 第1-2步现象;

## 测试结果说明:

## a端口和b端口同时操作的是一段地址



# 第3—4步现象



`timescale 1ns/1ns

`define clk\_period 20

module zb\_dpram\_tb;

### //输入信号

reg [7:0]address\_a;

reg [7:0]address\_b;

reg clock\_a;

reg clock\_b;

reg [15:0]data\_a;

reg [15:0]data\_b;

reg rden\_a;

reg rden b;

reg wren\_a;

reg wren b;

```
//输出信号
wire [15:0]q a;
wire [15:0]q_b;
integer i;//用于for循环
zb dpram zb dpram0(
    .address a(address a),
    .address b(address b),
    .clock a(clock a),
    .clock b(clock b),
    .data a(data a),
    .data b(data b),
    .rden a(rden a),
    .rden b(rden b),
    .wren_a(wren_a),
    .wren_b(wren_b),
    .q_a(q_a),
    .q_b(q_b)
);
//产生时钟信号
initial
begin
    clock a = 1;
    clock b = 0;
end
always#(`clk_period/2)clock_a = ~clock_a;
always#(`clk_period/2)clock_b = ~clock_b;
initial begin
    data a = 0;
    data b = 0;
    address a = 0;
```

```
address b = 0;
   wren a = 0;
   wren b = 0;
   rden a = 0;
   rden b = 0;
   #(`clk period*10 + 1);//初始化完成后延时一段时间
/*----*/
   /*进行数据写入仿真——向a端口中写入数据*/
   for(i=0;i<=15;i=i+1)
   begin
       wren a = 1;//数据开始写入
       data a = 255 - i;//数据为255-i
       address a = i;//写入的地址为i
       #`clk period;
   end
   wren a = 0;//数据写入完成
   #(`clk period*10);
   /*测试数据读出——两个端口同时读出数据*/
   for(i=0;i<=31;i=i+1)
   begin
       rden a = 1;//数据开始写入
       rden b = 1;//数据开始写入
       address a = i;//写入地址
       address b = i;//写入地址
       #`clk period;
   end
   rden_a = 0;
   rden b = 0;
   #(`clk_period*10);
   /*进行数据写入仿真——向b端口中写入数据*/
```

```
for(i=16;i<=31;i=i+1)
   begin
       wren_b = 1;//数据开始写入
       data_b = 100 - i;//数据为84~69
       address_b = i;//写入的地址为i
       #`clk period;
   end
   wren b = 0;//数据写入完成
/*----*/
   /*测试数据读出——两个端口同时读出数据*/
   for(i=0;i<=31;i=i+1)
   begin
       rden a = 1;//数据开始写入
       rden b = 1;//数据开始写入
       address a = i;//写入地址
       address b = i;//写入地址
       #`clk period;
   end
   rden_a = 0;
   rden b = 0;
   #(`clk period*10);
    $stop;
end
endmodule
```