Lab01


Experiment 1:

- Design and verify a binary-to-Gray-code converter for a Gray code sequence with 10 code words (input: *abcd*, output: *wxyz*, *a* and *w* are the MSB).

 1.1 Derive the Boolean function/logic equation.

 - 1.2 Draw the related logic diagram.1.3 Construct the Verilog RTL code for the converter and use a testbench to simulate the logic behavior for verification.

Result:



| Binary | Gray | | | |
|--------|------|--|--|--|
| 0000 | 0000 | | | |
| 0001 | 0001 | | | |
| 0010 | 0011 | | | |
| 0011 | 0111 | | | |
| 0100 | 0110 | | | |
| 0101 | 1110 | | | |
| 0110 | 1010 | | | |
| 0111 | 1011 | | | |
| 1000 | 1001 | | | |
| 1001 | 1000 | | | |
| | | | | |

$$z = a\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}d + \bar{a}\bar{b}c + \bar{a}cd$$

$$y = \bar{a}c + \bar{a}b$$

$$x = \bar{a}\bar{b}cd + \bar{a}b\bar{c}$$

$$w = a\bar{b}\bar{c} + \bar{a}bd + \bar{a}bc$$



Experiment 2:

- 2 Design a signed 4-bit binary adder/subtractor with input a ($\mathbf{a}_3\mathbf{a}_2\mathbf{a}_1\mathbf{a}_0$), b ($\mathbf{b}_3\mathbf{b}_2\mathbf{b}_1\mathbf{b}_0$), \mathbf{m} as the operator control (0 for addition and 1 for subtraction); output s ($\mathbf{s}_3\mathbf{s}_2\mathbf{s}_1\mathbf{s}_0$), \mathbf{v} as overflow indicator.
 - 2.1 Derive the Boolean function/logic equation.
 - 2.2 Draw the related logic diagram.
 - 2.3 Construct the Verilog RTL code for the function and use a given testbench to simulate the logic behavior for verification.

Result:

Full adder:

 ${c[1],s[0]}=a[0]+(m^b[0])+m$


 ${c[2],s[1]}=a[1]+(m^b[1])+c[1]$

 ${c[3],s[2]}=a[2]+(m^b[2])+c[2]$

 ${c[4],s[3]}=a[3]+(m^b[3])+c[3]$

XOR:

 $v=c[3]^c[4]$



Experiment 3:

3 (Bonus) For three 3-bit signed numbers a ($\mathbf{a}_2\mathbf{a}_1\mathbf{a}_0$), b ($\mathbf{b}_2\mathbf{b}_1\mathbf{b}_0$), and c ($\mathbf{c}_2\mathbf{c}_1\mathbf{c}_0$), build a logic circuit to output $o(o_2o_1o_0)$ as the smallest number and use a given testbench for verification.

Result:

| No da I C C | | | | | | | | | |
|-------------|---|---|----|---|----|---|----|--|--|
| > 🛂 a[2:0] | 2 | 2 | -2 | 2 | | | -2 | | |
| > 🛂 b[2:0] | 3 | 3 | -1 | 3 | -1 | 3 | -1 | | |
| > 🛂 c[2:0] | 1 | 1 | -: | | | 1 | | | |
| > 🥦 o[2:0] | 1 | 1 | < | | -1 | - | 2 | | |