

This README file serves as a guide to understand the purpose of each file and folder contained within this ZIP file.

### **Cadence Project Folders**

This ZIP file contains three folders with Cadence files: ece\_482\_pdn\_v2, final\_proj\_ece482, and wei\_final\_project. The top-level design is found in **ece\_482\_pdn\_v2** under the cell “**pdn\_rev3**”. However, all three of these folders are necessary to properly open the top-level design, as the cells used to make the top-level design are spread across these three folders.

### **HSpice Files**

This ZIP file contains 10 HSpice netlist files. 5 of them correspond to simulating the top-level design with test bench 1 under all 5 process corners, while the remaining 5 correspond to simulating the top-level design with test bench 2 under all 5 process corners. Each file uses the following naming convention:

**4BitMultiplier\_[test bench]\_[process corner].cir**

(e.g. the file 4BitMultiplier\_tb1\_tt.cir contains the netlist used to simulate the top-level design with test bench 1 in the TT process corner).

### **Project Report.pdf**

This PDF corresponds to the final report for this project.