


STM32L151xE and STM32L152xE

Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3 with 512KB Flash, 80KB SRAM, 16KB EEPROM, LCD, USB, ADC, DAC

Datasheet - production data

Features

- Ultra-low-power platform
 - 1.65 V to 3.6 V power supply
 - -40 °C to 85 °C/105 °C temperature range
 - 290 nA Standby mode (3 wakeup pins)
 - 1.11 μA Standby mode + RTC
 - 560 nA Stop mode (16 wakeup lines)
 - 1.4 μA Stop mode + RTC
 - 11 μA Low-power Run mode down to
 4.6 μA in low power sleep mode
 - 195 μA/MHz Run mode
 - 10 nA ultra-low I/O leakage
 - 8 µs wakeup time
- Core: ARM[®] Cortex[®]-M3 32-bit CPU
 - From 32 kHz up to 32 MHz max
 - 33.3 DMIPS peak (Dhrystone 2.1)
 - Memory protection unit
- · Up to 34 capacitive sensing channels
- CRC calculation unit, 96-bit unique ID
- Reset and supply management
 - Low power, ultrasafe BOR (brownout reset) with 5 selectable thresholds
 - Ultra-low power POR/PDR
 - Programmable voltage detector (PVD)
- Clock sources
 - 1 to 24 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 16 MHz oscillator factory trimmed RC(+/-1%) with PLL option
 - Internal low power 37 kHz oscillator
 - Internal multispeed low power 65 kHz to 4.2 MHz oscillator
 - PLL for CPU clock and USB (48 MHz)
- Pre-programmed bootloader
 - USB and USART supported



- Up to 116 fast I/Os (102 I/Os 5V tolerant), all mappable on 16 external interrupt vectors
- Memories
 - 512 KB Flash with ECC (with 2 bank of 256 KB enabling RWW capability)
 - 80 KB RAM
 - 16 KB of true EEPROM with ECC
 - 128 Byte Backup Register
- LCD driver for up to 8x40 segments (contrast adjustment, blinking mode, step-up converter)
- Rich analog peripherals (down to 1.8 V)
 - 2x Operational Amplifier
 - 12-bit ADC 1 Msps up to 40 channels
 - 12-bit DAC 2 ch with output buffers
 - 2x ultra-low-power comparators (window mode and wake up capability)
- DMA controller 12x channels
- 11x peripherals communication interface
 - 1x USB 2.0 (internal 48 MHz PLL)
 - 5x USART
 - 3x SPI 16 Mbits/s (2x SPI with I2S)
 - 2x I²C (SMBus/PMBus)
- 11x timer: 1x 32-bit, 6x 16-bit with up to 4 IC/OC/PWM channels, 2x 16-bit basic timer, 2x watchdog timers (independent and window)
- Development support: serial wire debug, JTAG and trace

Table 1. Device summary

I	Reference	Part number
s	STM32L151xE	STM32L151QE STM32L151RE STM32L151VE STM32L151ZE
s	STM32L152xE	STM32L152QE STM32L152RE STM32L152VE STM32L152ZE

Contents

1	Intro	duction	l	8
2	Desc	ription		9
	2.1	Device	overview	10
	2.2	Ultra-lo	ow-power device continuum	11
		2.2.1	Performance	11
		2.2.2	Shared peripherals	11
		2.2.3	Common system strategy	
		2.2.4	Features	11
3	Fund	tional c	overview	12
	3.1	Low-po	ower modes	13
	3.2	ARM C	Cortex-M3 core with MPU	17
	3.3	Reset a	and supply management	18
		3.3.1	Power supply schemes	18
		3.3.2	Power supply supervisor	18
		3.3.3	Voltage regulator	19
		3.3.4	Boot modes	19
	3.4	Clock r	management	20
	3.5	Low-po	ower real-time clock and backup registers	22
	3.6	GPIOs	(general-purpose inputs/outputs)	22
	3.7	Memor	ries	23
	3.8	DMA (d	direct memory access)	23
	3.9	LCD (li	quid crystal display)	24
	3.10		analog-to-digital converter)	
			Temperature sensor	
		3.10.2	Internal voltage reference (V _{REFINT})	25
	3.11	DAC (c	digital-to-analog converter)	25
	3.12		ional amplifier	
	3.13		ow-power comparators and reference voltage	
	3.14		n configuration controller and routing interface	
	3.15	Touch	sensing	26



	3.16	Timers	and watchdogs	. 27
		3.16.1	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)	27
		3.16.2	Basic timers (TIM6 and TIM7)	28
		3.16.3	SysTick timer	28
		3.16.4	Independent watchdog (IWDG)	28
		3.16.5	Window watchdog (WWDG)	28
	3.17	Commi	unication interfaces	. 28
		3.17.1	I ² C bus	28
		3.17.2	Universal synchronous/asynchronous receiver transmitter (USART)	28
		3.17.3	Serial peripheral interface (SPI)	29
		3.17.4	Inter-integrated sound (I2S)	29
		3.17.5	Universal serial bus (USB)	29
	3.18	CRC (c	cyclic redundancy check) calculation unit	. 29
	3.19	Develo	pment support	. 29
		3.19.1	Serial wire JTAG debug port (SWJ-DP)	
		3.19.2	Embedded Trace Macrocell TM	
4	Pin d	lescript	ions	. 31
4 5		•	oping	
	Mem	ory mar		. 54
5	Mem	ory mar	oping	. 54 . 55
5	Mem Elect	ory mar	aracteristics	. 54 . 55
5	Mem Elect	ory mar rical ch	aracteristics	. 54 . 55 . 55
5	Mem Elect	ory mar rical ch Parame 6.1.1	aracteristics	. 54 . 55 . 55 55
5	Mem Elect	ory mar crical ch Parame 6.1.1 6.1.2	aracteristics eter conditions Minimum and maximum values Typical values	. 54 . 55 . 55 . 55 55
5	Mem Elect	ory map crical ch Parame 6.1.1 6.1.2 6.1.3	aracteristics eter conditions Minimum and maximum values Typical values Typical curves	. 54 . 55 . 55 . 55 . 55
5	Mem Elect	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor	. 54 . 55 . 55 . 55 . 55 . 55
5	Mem Elect	ory map crical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage	. 54 . 55 . 55 . 55 . 55 . 55 . 55
5	Mem Elect	ory map erical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme	. 54 . 55 . 55 . 55 . 55 . 55 . 55 . 55
5	Mem Elect	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 6.1.8	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Optional LCD power supply scheme	. 54 . 55 . 55 . 55 . 55 . 55 . 55 . 57
5	Mem Elect	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 6.1.8 Absolut	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Optional LCD power supply scheme Current consumption measurement	. 54 . 55 . 55 . 55 . 55 . 55 . 57 . 58
5	Mem Elect 6.1	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 6.1.8 Absolut	eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Optional LCD power supply scheme Current consumption measurement te maximum ratings	. 54 . 55 . 55 . 55 . 55 . 55 . 55 . 57 . 57 . 58
5	Mem Elect 6.1	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 6.1.8 Absolut Operati	pring	. 54 . 55 . 55 . 55 . 55 . 55 . 57 . 57 . 58 . 59
5	Mem Elect 6.1	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 6.1.8 Absolut Operati 6.3.1	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Optional LCD power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions	. 54 . 55 . 55 . 55 . 55 . 55 . 57 . 57 . 58 . 59 . 60



		6.3.4	Supply current characteristics63
		6.3.5	Wakeup time from low-power mode74
		6.3.6	External clock source characteristics
		6.3.7	Internal clock source characteristics80
		6.3.8	PLL characteristics83
		6.3.9	Memory characteristics
		6.3.10	EMC characteristics
		6.3.11	Electrical sensitivity characteristics86
		6.3.12	I/O current injection characteristics
		6.3.13	I/O port characteristics
		6.3.14	NRST pin characteristics
		6.3.15	TIM timer characteristics
		6.3.16	Communications interfaces
		6.3.17	I2S characteristics
		6.3.18	12-bit ADC characteristics
		6.3.19	DAC electrical specifications
		6.3.20	Operational amplifier characteristics
		6.3.21	Temperature sensor characteristics
		6.3.22	Comparator
		6.3.23	LCD controller
7	Pack	age cha	aracteristics 113
	7.1	Packag	ge mechanical data113
		7.1.1	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package 113
		7.1.2	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package 116
		7.1.3	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package 119
		7.1.4	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package
		7.1.5	WLCSP104, 0.400 mm pitch wafer level chip size package 124
	7.2	Therma	al characteristics
		7.2.1	Reference document
8	Part	numbei	ring
9	Revi	sion His	story



List of tables

Table 1.	Device summary	. 1
Table 2.	Ultra-low-power STM32L151xE and STM32L152xE device features and peripheral	
	counts	10
Table 3.	Functionalities depending on the operating power supply range	14
Table 4.	CPU frequency range depending on dynamic voltage scaling	
Table 5.	Functionalities depending on the working mode (from Run/active down to	
	standby)	16
Table 6.	Timer feature comparison	
Table 7.	Legend/abbreviations used in the pinout table	
Table 8.	STM32L151xE and STM32L152xE pin definitions	
Table 9.	Alternate function input/output	
Table 10.	Voltage characteristics	
Table 11.	Current characteristics	
Table 12.	Thermal characteristics	
Table 13.	General operating conditions	
Table 14.	Embedded reset and power control block characteristics	
Table 15.	Embedded internal reference voltage calibration values	
Table 16.	Embedded internal reference voltage	
Table 17.	Current consumption in Run mode, code with data processing running from Flash	
Table 18.	Current consumption in Run mode, code with data processing running from RAM	
Table 19.	Current consumption in Sleep mode	
Table 20.	Current consumption in Low-power run mode	
Table 21.	Current consumption in Low-power sleep mode	
Table 22.	Typical and maximum current consumptions in Stop mode	
Table 23.	Typical and maximum current consumptions in Standby mode	
Table 24.	Peripheral current consumption	
Table 25.	Low-power mode wakeup timings.	
Table 26.	High-speed external user clock characteristics.	
Table 27.	Low-speed external user clock characteristics	
Table 28.	HSE oscillator characteristics	
Table 29.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 30.	HSI oscillator characteristics.	
Table 31.	LSI oscillator characteristics	
Table 32.	MSI oscillator characteristics	
Table 33.	PLL characteristics	
Table 34.	RAM and hardware registers	
Table 35.	Flash memory and data EEPROM characteristics	
Table 36.	Flash memory and data EEPROM endurance and retention	
Table 37.	EMS characteristics	
Table 38.	EMI characteristics	
Table 39.	ESD absolute maximum ratings	
Table 40.	Electrical sensitivities	
Table 41.	I/O current injection susceptibility	
Table 42.	I/O static characteristics	
Table 43.	Output voltage characteristics.	
Table 44.	I/O AC characteristics	
Table 45.	NRST pin characteristics	
Table 46.	TIMx characteristics	



List of tables

Table 47.	I ² C characteristics	93
Table 48.	SCL frequency (f _{PCLK1} = 32 MHz, V _{DD} = VDD_I2C = 3.3 V)	94
Table 49.	SPI characteristics	
Table 50.	USB startup time	
Table 51.	USB DC electrical characteristics	
Table 52.	USB: full speed electrical characteristics	98
Table 53.	I2S characteristics	99
Table 54.	ADC clock frequency	101
Table 55.	ADC characteristics	101
Table 56.	ADC accuracy	103
Table 57.	R _{AIN} max for f _{ADC} = 16 MHz	105
Table 58.	DAC characteristics	106
Table 59.	Operational amplifier characteristics	108
Table 60.	Temperature sensor calibration values	110
Table 61.	Temperature sensor characteristics	110
Table 62.	Comparator 1 characteristics	110
Table 63.	Comparator 2 characteristics	111
Table 64.	LCD controller characteristics	112
Table 65.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	114
Table 66.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	117
Table 67.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	120
Table 68.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array	
	mechanical data	122
Table 69.	WLCSP104, 0.400 mm pitch wafer level chip size package mechanical data	125
Table 70.	Thermal characteristics	127
Table 71.	STM32L151xE and STM32L152xE Ordering information scheme	129
Table 72.	Document revision history	130



List of figures

Figure 1.	Ultra-low-power STM32L151xE and STM32L152xE block diagram	12
Figure 2.	Clock tree	
Figure 3.	STM32L15xZE LQFP144 pinout	31
Figure 4.	STM32L15xQE UFBGA132 ballout	32
Figure 5.	STM32L15xVE LQFP100 pinout	33
Figure 6.	STM32L15xRE LQFP64 pinout	34
Figure 7.	STM32L15xVEY WLCSP104 ballout	
Figure 8.	Memory map	
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	
Figure 11.	Power supply scheme	
Figure 12.	Optional LCD power supply scheme	
Figure 13.	Current consumption measurement scheme	
Figure 14.	High-speed external clock source AC timing diagram	
Figure 15.	Low-speed external clock source AC timing diagram	
Figure 16.	HSE oscillator circuit diagram	
Figure 17.	Typical application with a 32.768 kHz crystal	
Figure 18.	I/O AC characteristics definition	
Figure 19.	Recommended NRST pin protection	
Figure 20.	I ² C bus AC waveforms and measurement circuit	
Figure 21.	SPI timing diagram - slave mode and CPHA = 0	96
Figure 22.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	96
Figure 23.	SPI timing diagram - master mode ⁽¹⁾	97
Figure 24.	USB timings: definition of data signal rise and fall time	98
Figure 25.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	100
Figure 26.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	100
Figure 27.	ADC accuracy characteristics	104
Figure 28.	Typical connection diagram using the ADC	104
Figure 29.	Maximum dynamic current consumption on V _{REF+} supply pin during ADC	
	conversion	105
Figure 30.	12-bit buffered /non-buffered DAC	108
Figure 31.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	113
Figure 32.	LQFP144 recommended footprint	114
Figure 33.	LQFP144 package top view	115
Figure 34.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline	116
Figure 35.	LQFP100 recommended footprint	117
Figure 36.	LQFP100 package top view	
Figure 37.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	119
Figure 38.	LQFP64 recommended footprint	120
Figure 39.	LQFP64 package top view	121
Figure 40.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package	
	outline	
Figure 41.	UFBGA132 recommended footprint	
Figure 42.	UFBGA132 package top view	
Figure 43.	WLCSP104, 0.400 mm pitch wafer level chip size package outline	124
Figure 44.	WLCSP104 package top view	126
Figure 45	Thermal resistance	128



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L151xE and STM32L152xE ultra-low-power ARM® Cortex®-M3 based microcontroller product line. STM32L151xE and STM32L152xE devices are microcontrollers with a Flash memory density of 512 Kbytes.

The ultra-low-power STM32L151xE and STM32L152xE family includes devices in 5 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included; the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L151xE and STM32L152xE microcontroller family suitable for a wide range of applications:

- · Medical and handheld equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- · Alarm systems, wired and wireless sensors, Video intercom
- Utility metering

This STM32L151xE and STM32L152xE datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The application note "Getting started with STM32L1xxx hardware development" (AN3216) gives a hardware implementation overview. Both documents are available from the STMicroelectronics website www.st.com.

For information on the ARM[®] Cortex[®]-M3 core please refer to the ARM[®] Cortex[®]-M3 Technical Reference Manual, available from the *www.arm.com* website. *Figure 1* shows the general block diagram of the device family.

577

2 Description

The ultra-low-power STM32L151xE and STM32L152xE devices incorporate the connectivity power of the universal serial bus (USB) with the high-performance ARM[®] Cortex[®]-M3 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 512 Kbytes and RAM up to 80 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

TheSTM32L151xE and STM32L152xE devices offer two operational amplifiers, one 12-bit ADC, two DACs, two ultra-low-power comparators, one general-purpose 32-bit timer, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L151xE and STM32L152xE devices contain standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2S, three USARTs, two UARTs and an USB. The STM32L151xE and STM32L152xE devices offer up to 34 capacitive sensing channels to simply add touch sensing functionality to any application.

They also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller has a built-in LCD voltage generator that allows you to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultra-low-power STM32L151xE and STM32L152xE devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +85 °C temperature range, extended to 105°C in low-power dissipation state. A comprehensive set of power-saving modes allows the design of low-power applications.








2.1 Device overview

Table 2. Ultra-low-power STM32L151xE and STM32L152xE device features and peripheral counts

Perij	pheral	STM32L15xRE	STM32L15xVE	STM32L15xQE	STM32L15xZE		
Flash (Kbytes)		512					
Data EEPROM (Kb	ytes)		1	6			
RAM (Kbytes)			8	0			
	32 bit			1			
Timers	General-purpose		(3			
	Basic		2	2			
	SPI/(I2S)		3/	(2)			
Communication interfaces	I ² C		2	2			
	USART		ţ	5			
	USB			1			
GPIOs		51	83	109	115		
Operational amplif	iers		2	2			
12-bit synchronize Number of channe		1 21	1 1 25 40		1 40		
12-bit DAC Number of channe	ls	2 2					
LCD ⁽¹⁾ COM x SEG		1 1 4x32 or 8x28 4x44 or 8x40					
Comparators		2					
Capacitive sensing	g channels	23 33 34			34		
Max. CPU frequenc	су	32 MHz					
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option					
Operating tempera	tures	Ambient temperature: -40 to +85 °C Junction temperature: -40 to +105 °C					
Packages		LQFP64	LQFP100, WLCSP104	UFBGA132	LQFP144		

^{1.} STM32L152xx devices only.



2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of cores and features. From proprietary 8-bit to up to Cortex-M3, including the Cortex-M0+, the STM32Lx series are the best choice to answer your needs, in terms of ultra-low-power features. The STM32 Ultra-low-power series are the best fit, for instance, for gas/water meter, keyboard/mouse or fitness and healthcare, wearable applications. Several built-in features like LCD drivers, dual-bank memory, Low-power run mode, op-amp, AES 128-bit, DAC, USB crystal-less and many others will clearly allow you to build very cost-optimized applications by reducing BOM.

Note:

STMicroelectronics as a reliable and long-term manufacturer ensures as much as possible the pin-to-pin compatibility between any STM8Lx and STM32Lx devices and between any of the STM32Lx and STM32Fx series. Thanks to this unprecedented scalability, your old applications can be upgraded to respond to the latest market features and efficiency demand.

2.2.1 Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

2.2.2 Shared peripherals

STM8L15xxx, STM32L15xxx and STM32L162xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

2.2.3 Common system strategy.

To offer flexibility and optimize performance, the STM8L15xxx, STM32L15xxx and STM32L162xx family uses a common architecture:

- Same power supply range from 1.65 V to 3.6 V
- Architecture optimized to reach ultra-low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector


2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 15 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 2 to 512 Kbytes



3 Functional overview



3.1 Low-power modes

The ultra-low-power STM32L151xE and STM32L152xE supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71 V 3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4 MHz (generated only with the multispeed internal RC oscillator clock source)

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

• Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the minimum clock (131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in Low power mode to minimize the regulator's operating current. In Low power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on.

Stop mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8 μ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.



Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 μ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

• Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in 60 μ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 3. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range						
Operating power supply range	DAC and ADC operation USB		Dynamic voltage scaling range	I/O operation			
V _{DD} = V _{DDA} = 1.65 to 1.71 V	Not functional	Not functional	Range 2 or Range 3	Degraded speed performance			
V _{DD} =V _{DDA} = 1.71 to 1.8 V ⁽¹⁾	Not functional	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance			
$V_{DD} = V_{DDA} = 1.8 \text{ to } 2.0 \text{ V}^{(1)}$	Conversion time up to 500 Ksps	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance			

Table 3. Functionalities depending on the operating power supply range (continued)

Functionalities depending on the operating power supply range						
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range	I/O operation		
V _{DD} =V _{DDA} = 2.0 to 2.4 V	Conversion time up to 500 Ksps	Functional ⁽²⁾	Range 1, Range 2 or Range 3	Full speed operation		
V _{DD} =V _{DDA} = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional ⁽²⁾	Range 1, Range 2 or Range 3	Full speed operation		

CPU frequency changes from initial to final must respect "F_{CPU} initial < 4*F_{CPU} final" to limit V_{CORE} drop due to current
consumption peak when frequency increases. It must also respect 5 µs delay between two changes. For example to switch
from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3



^{2.} Should be USB compliant from I/O voltage standpoint, the minimum $\rm V_{\rm DD}$ is 3.0 V.

Table 5. Functionalities depending on the working mode (from Run/active down to standby)

Standay)								
		Lo	Low-	Low-		Stop	Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
CPU	Y		Y					
Flash	Y	Y	Y	Y				
RAM	Y	Υ	Y	Y	Υ			
Backup Registers	Y	Y	Y	Y	Υ		Υ	
EEPROM	Y	Y	Y	Y	Υ			
Brown-out rest (BOR)	Y	Υ	Y	Y	Y	Y	Υ	
DMA	Y	Υ	Y	Y				
Programmable Voltage Detector (PVD)	Y	Υ	Y	Y	Y	Y	Y	
Power On Reset (POR)	Y	Υ	Y	Y	Y	Y	Υ	
Power Down Rest (PDR)	Y	Υ	Y	Y	Y		Υ	
High Speed Internal (HSI)	Y	Υ						
High Speed External (HSE)	Y	Υ						
Low Speed Internal (LSI)	Y	Υ	Y	Y	Y			
Low Speed External (LSE)	Y	Υ	Y	Y	Y			
Multi-Speed Internal (MSI)	Y	Υ	Y	Y				
Inter-Connect Controller	Y	Υ	Y	Y				
RTC	Y	Y	Y	Y	Υ	Y	Υ	
RTC Tamper	Y	Y	Y	Y	Υ	Y	Υ	Y
Auto WakeUp (AWU)	Y	Υ	Y	Y	Y	Y	Υ	Y
LCD	Y	Y	Y	Y	Υ			
USB	Y	Y				Y		
USART	Y	Y	Y	Y	Υ	(1)		
SPI	Y	Y	Y	Y				
I2C	Y	Υ	Y	Y		(1)		

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)

		3,	Low-	Low-		Stop	5	Standby	
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability	
ADC	Y	Y							
DAC	Y	Y	Y	Y	Υ				
Tempsensor	Y	Y	Y	Y	Υ				
OP amp	Y	Y	Y	Y	Υ				
Comparators	Y	Y	Y	Y	Υ	Y			
16-bit and 32-bit Timers	Y	Y	Y	Y					
IWDG	Y	Y	Y	Y	Υ	Y	Υ	Y	
WWDG	Y	Y	Y	Y					
Touch sensing	Y	Y							
Systic Timer	Y	Y	Y	Y					
GPIOs	Y	Y	Y	Y	Υ	Y		3 pins	
Wakeup time to Run mode	0 µs	0.4 µs	3 µs	46 µs		< 8 µs	58 µs		
					0.53 μA (no RTC) V _{DD} =1.8V		0.285 μA (no RTC) V _{DD} =1.8V		
Consumption	Down to 195	Down to 38	Down to	Down to		1.2 μA vith RTC) _{DD} =1.8V	0.97 μA (with RTC) V _{DD} =1.8V		
V _{DD} =1.8 to 3.6 V (Typ)	μΑ/MHz (from Flash)	Flash)	11 μΑ	4.6 µA	0.56 μA (no RTC) V _{DD} =3.0V		0.29 μA (no RTC) V _{DD} =3.0V		
						1.4 µA vith RTC) _{DD} =3.0V	(v	1.11 µA vith RTC) _{DD} =3.0V	

The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before entering run mode.

3.2 ARM Cortex-M3 core with MPU

The ARM Cortex-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.



The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L151xE and STM32L152xE is compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L151xE and STM32L152xE embeds a nested vectored interrupt controller able to handle up to 56 maskable interrupt channels (not including the 16 interrupt lines of ARM Cortex-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.3 Reset and supply management

3.3.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the V_{DD} min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the



power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC CSR).

3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot from Flash usually boots at the beginning of the Flash (bank 1). An additional boot mechanism is available through user option byte, to allow booting from bank 2 when bank 2 contains valid code. This dual boot capability can be used to easily implement a secure field software update mechanism.

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1, USART2 or USB. See Application note "STM32 microcontroller system memory boot mode" (AN2606) for details.

3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different clock sources can be used to drive the master clock SYSCLK:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
 When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- Auxiliary clock source: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



Standby supplied voltage domain LSI RC LSI tempo RTC enable RTC LSE OSC LS LS LS I@V_{DDCORE} 1 MHz LCD enable → @V33 ADC enable MSI RC level shifters @V_{DDCORE} / 1,2,4,8,16 / 2,4,8,16 @V33 not deepsleep HSI RC level shifters @V_{DDCORE} System clock not (sleep or deepsleep) @V33 HSE OSC AHB level shifters prescaler / 1,2,..512 @V_{DDCORE} @ V33 ck_p APB1 orescaler APB2 prescaler PLL X 3,4,6,8,12 16,24,32,48 , / 1,2,4,8,16 / 1,2,4,8,16 @ V33 ↓ 1 MHz clock / 2, 3, 4 level shifters detector @V_{DDCORE} Clock HSE present or not usben and (not deepsleep) CK_USB48 ◀ ck_usb = Vco / 2 (Vco must be at 96 MHz) | CK_TIMTGO if (APB1 presc = 1)x1 else x2 apb1 periphen and (not deepsleep) apb2 periphen and (not deepsleep) MS18583V1

Figure 2. Clock tree

 For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 24 MHz or 32 MHz.

3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization.

A time stamp can record an external event occurrence, and generates an interrupt.

There are thirty-two 32-bit backup registers provided to store 128 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 115 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.

3.7 Memories

The STM32L151xE and STM32L152xE devices have the following features:

- 80 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 512 Kbytes of embedded Flash program memory
 - 16 Kbytes of data EEPROM
 - Options bytes

Flash program and data EEPROM are divided into two banks, this enables writing in one bank while running code or reading data in the other bank.

The options bytes are used to write-protect or read-out protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (ARM Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.8 DMA (direct memory access)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose timers, DAC and ADC.

3.9 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the V_{LCD} pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L151xE and STM32L152xE devices with up to 40 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs with up to 29 external channels in a group.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low-power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage $V_{\mbox{\footnotesize SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are



stored by ST in the system memory area, accessible in read-only mode. See *Table 60: Temperature sensor calibration values*.

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, VREF+, is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode. See *Table 15: Embedded internal reference voltage calibration values*.

3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- Up to 10-bit output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels, independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V_{REE+}

Eight DAC trigger inputs are used in the STM32L151xE and STM32L152xE. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.12 Operational amplifier

The STM32L151xE and STM32L152xE embeds two operational amplifiers with external or internal follower routing capability (or even amplifier and filter capability with external components). When one operational amplifier is selected, one external ADC channel is used to enable output measurement.

The operational amplifiers feature:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input



3.13 Ultra-low-power comparators and reference voltage

The STM32L151xE and STM32L152xE embeds two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or a sub-multiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

3.14 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage V_{RFFINT} .

3.15 Touch sensing

The STM32L151xE and STM32L152xE devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 34 capacitive sensing channels distributed over 11 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to operate. This acquisition is managed directly by the GPIOs, timers and analog I/O groups (see Section 3.14: System configuration controller and routing interface).

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.



3.16 Timers and watchdogs

The ultra-low-power STM32L151xE and STM32L152xE devices include seven general-purpose timers, two basic timers, and two watchdog timers.

Table 6 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM5	32-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM9	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 6. Timer feature comparison

3.16.1 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)

There are seven synchronizable general-purpose timers embedded in the STM32L151xE and STM32L152xE devices (see *Table 6* for differences).

TIM2, TIM3, TIM4, TIM5

TIM2, TIM3, TIM4 are based on 16-bit auto-reload up/down counter. TIM5 is based on a 32-bit auto-reload up/down counter. They include a 16-bit prescaler. They feature four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures/output compares/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM10, TIM11 and TIM9

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.



They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.16.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

3.16.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

3.16.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.16.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.17 Communication interfaces

3.17.1 I²C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

3.17.2 Universal synchronous/asynchronous receiver transmitter (USART)

The three USART and two UART interfaces are able to communicate at speeds of up to 4 Mbit/s. They support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability. The three USARTs provide hardware management of the CTS and RTS signals.

All USART/UART interfaces can be served by the DMA controller.

3.17.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

3.17.4 Inter-integrated sound (I²S)

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I2Ss can be served by the DMA controller.

3.17.5 Universal serial bus (USB)

The STM32L151xE and STM32L152xE embeds a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

3.18 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.19 Development support

3.19.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

3.19.2 **Embedded Trace Macrocell™**

The ARM® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L151xE and STM32L152xE through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

DocID025433 Rev 4 30/131



77 □ PD8 76 🗖 PB15 75 | PB14 74 | PB13 73 🗖 PB12

MS18581V2

Pin descriptions 4

______ 104 PA 12 103 PA 11 102 PA 10 101 PA 9 100 PA8 99 PC9 98 | PC9 98 | PC8 97 | PC7 96 | PC6 95 | V_{DD_9} 94 | V 94 | V_{SS_9} 93 | PG8 92 | PG7 91 | PG6 LQFP144 90 PG5 89 PG4 88 | PG3 87 | PG2 86 PD15 85 PD14 84 | V_{DD_8} 83 | V_{SS_8} 82 | PD13 81 🗖 PD12 80 🗖 PD11 79 | PD10 78 | PD9 □ PD10

PA3 L PA4 L PA6 L PA

Figure 3. STM32L15xZE LQFP144 pinout

1. This figure shows the package top view.

Figure 4. STM32L15xQE UFBGA132 ballout

	1	2	3	4	5	6	7	8	9	10	11	12
Α	(PE3)	PE1	PB8	воото	PD7	PD5	PB4	(PB3)	PA15	PA14	(PA13)	PA12
В	PE4	PE2	(PB9)	PB7	(PB6)	PD6	PD4	PD3	(PD1)	PC12	PC10	PA11
С	PC13- WKUP2	PE5	PEO	(VDD)	PB5	(G14)	(G13)	PD2	PDO	PC11	PH2	(PA10)
D	PCT4 OSC3)	PE6- WKUP3	(VSS_)	(PF2)	(PF1)	PFO	(G12)	(G10)	PG9	PA9	PA8	PC9
Е	PCI5 OSC32 OUT	(LCD)	VSS_	(PF3)					PG5	PC8	PC7	PC6
F	PHO OSC IN	VSS_9	PF4	PF5		(SS_9)	VSS_10		PG3	PG4	VSS_2	(SS_1)
G	OSC_ OUT	(VDD)5	(PF6)	PF7		VDD_9	VDD_10		PG1	PG2	(DD_2)	(DD_)
Н	PCO	(IRST)	(VDD)6	PF8					PG0	D15	PD14	PD13
J	(SSA)	PC1	PC2	PA4	PA7	PF9	PF12	PF14	PF15	PD12	PD11	PD10
K	NC	PC3	PA2	PA5	PC4	PF11	PF13	PD9	PD8	(PB15)	(PB14)	PB13
L	(REF+)	PAO- WKUPI	(PA3)	PA6	PC5	(PB2)	PE8	PE10	PE12	(B10)	(PB11)	PB12
М	(DDA)	PA1	OPAMP) VINM	OPAMP? VINM	(PBO)	PB1	PE7	PE9	PE11	PE13	PE14	PE15

1. This figure shows the package top view.




Figure 5. STM32L15xVE LQFP100 pinout

1. This figure shows the package top view






Figure 6. STM32L15xRE LQFP64 pinout

1. This figure shows the package top view.

5//

Figure 7. STM32L15xVEY WLCSP104 ballout

Figure 7. STM32L15xVEY WLCSP104 ballout									
	9	8	7	6	5	4	3	2	1
Α	(VDD_3)	(PE1)	ВООТ	PB5	PB4	PD7	PD4	PDO	(VSS_2)
В	PE5	(VDD_3	PEO	(РВ7)	(PB3)	PD6	PD5	PC12	PA15
С	PC13 WKUP2	PE4	VSS_3	PB9	(PB6)	PD3	(PD2)	PC11	(VDD_)
D	PC15 OSC320L	JT PC14 OSC32IN	PE3	PE2	PB8	PD1	PA14	VSS_2	PH2
Е	(VDD_s	VSS_5	VLCD	PE6 WKUP3		PC10	PA13	PA12	(PA11)
F	PH1 OSCOUT	PHO OSCIN	NRST	PCO		PC9	PA8	PA10	PA9
G	PC2	PC3	VREF+	VDDA		(PD11)	PD15	PC8	PC7
Н	PC1	VREF-)	PA3	PA6		PD8	PD12	PD13	PC6
J	VSSA	PA2	PA4	(PBO)	PE10	(PB12)	PB13	PD9	PD14
K	PAO WKUP1	VSS_4	PA7	PB1	(PE13)	PE15	(VDD_1)	PB15	PD10
L	(PA1)	(VDD_4)	PC4	PE7	PE11	PE14	PB11	VSS_1	(PB14)
М	(VDD_4)	PA5	PC5	PB2	PE8	PE9	PE12	PB10	(VSS_1)
								MS	533004V1

1. This figure shows the package bottom view.

Table 7. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition					
Pin name		Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name						
		S	Supply pin					
Pin	type	I	Input only pin					
		I/O	Input / output pin					
		FT	5 V tolerant I/O					
I/O etr	ucture	TC Standard 3.3 V I/O						
1/0 511	ucture	B Dedicated BOOT0 pin						
		RST Bidirectional reset pin with embedded weak pull-up resistor						
Notes		Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset						
	Alternate functions	Functions selected through GPIOx_AFR registers						
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers						

Table 8. STM32L151xE and STM32L152xE pin definitions

	I	Pins							
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP104	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions
1	B2	1	-	D6	PE2	I/O	FT	PE2	TIM3_ETR/LCD_SEG38/ TRACECLK
2	A1	2	-	D7	PE3	I/O	FT	PE3	TIM3_CH1/LCD_SEG39/TRACED0
3	B1	3	-	C8	PE4	I/O	FT	PE4	TIM3_CH2/TRACED1
4	C2	4	-	В9	PE5	I/O	FT	PE5	TIM9_CH1/TRACED2
5	D2	5	-	E6	PE6- WKUP3	I/O	FT	PE6	WKUP3/RTC_TAMP3/TIM9_CH2/TRACED3
6	E2	6	1	E7	V _{LCD} ⁽³⁾	S	-	V _{LCD}	-
7	C1	7	2	C9	PC13-WKUP2	I/O	FT	PC13	WKUP2/RTC_TAMP1/RTC_TS/RTC_OUT
8	D1	8	3	D8	PC14- OSC32_IN ⁽⁴⁾	I/O	тс	PC14	OSC32_IN

Table 8. STM32L151xE and STM32L152xE pin definitions (continued)

	ı	Pins						-							
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP104	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions						
9	E1	9	4	D9	PC15- OSC32_OUT	I/O	TC	PC15	OSC32_OUT						
10	D6	-	-	-	PF0	I/O	FT	PF0	-						
11	D5	-	-	-	PF1	I/O	FT	PF1	-						
12	D4	-	-	-	PF2	I/O	FT	PF2	-						
13	E4	-	-	-	PF3	I/O	FT	PF3	-						
14	F3	-	-	-	PF4	I/O	FT	PF4	-						
15	F4	-	-	-	PF5	I/O	FT	PF5	-						
16	F2	10	-	E8	V _{SS_5}	S		V _{SS_5}	-						
17	G2	11	-	E9	V _{DD_5}	S		V _{DD_5}	-						
18	G3	ı	-	ı	PF6	I/O	FT	PF6	TIM5_CH1/TIM5_ETR/ADC_IN27						
19	G4	ı	-	ı	PF7	I/O	FT	PF7	TIM5_CH2/ADC_IN28/COMP1_INP						
20	H4	ı	-	ı	PF8	I/O	FT	PF8	TIM5_CH3/ADC_IN29/COMP1_INP						
21	J6	ı	-	ı	PF9	I/O	FT	PF9	TIM5_CH4/ADC_IN30/COMP1_INP						
22	ı	ı	-	ı	PF10	I/O	FT	PF10	ADC_IN30/COMP1_INP						
23	F1	12	5	F8	PH0-OSC_IN ⁽⁵⁾	I/O	TC	PH0	OSC_IN						
24	G1	13	6	F9	PH1- OSC_OUT ⁽⁵⁾	I/O	TC	PH1	OSC_OUT						
25	H2	14	7	F7	NRST	I/O	RST	NRST							
26	H1	15	8	F6	PC0	I/O	FT	PC0	LCD_SEG18/ADC_IN10/COMP1_INP						
27	J2	16	9	H9	PC1	I/O	FT	PC1	LCD_SEG19/ADC_IN11/COMP1_INP						
28	-	17	10	G9	PC2	I/O	FT	PC2	LCD_SEG20/ADC_IN12/COMP1_INP						
-	J3	-	-	ı	PC2	I/O	FT	PC2	LCD_SEG20/ADC_IN12/COMP1_INP						
-	K1	-	-	1	NC	ı		NC	-						
29	K2	18	11	G8	PC3	I/O	TC	PC3	LCD_SEG21/ADC_IN13/COMP1_INP						
30	J1	19	12	J9	V_{SSA}	S	-	V _{SSA}	-						
31	-	20	-	H8	V _{REF-}	S	-	V _{REF-}	-						
32	L1	21	-	G7	V _{REF+}	S	-	V _{REF+}	-						
33	M1	22	13	G6	V_{DDA}	S	-	V_{DDA}	-						



Table 8. STM32L151xE and STM32L152xE pin definitions (continued)

	ı	Pins						•	in definitions (continued)				
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP104	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions				
34	L2	23	14	K9	PA0-WKUP1	I/O	FT	PA0	WKUP1/RTC_TAMP2/TIM2_CH1_ETR/ TIM5_CH1/USART2_CTS/ADC_IN0/ COMP1_INP				
35	M2	24	15	L9	PA1	I/O	FT	PA1	TIM2_CH2/TIM5_CH2/USART2_RTS/ LCD_SEG0/ADC_IN1/COMP1_INP/ OPAMP1_VINP				
36	-	25	16	J8	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/TIM9_CH1/ USART2_TX/LCD_SEG1/ADC_IN2/ COMP1_INP/OPAMP1_VINM				
-	K3	-	i	-	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/TIM9_CH1/ USART2_TX/LCD_SEG1/ADC_IN2/ COMP1_INP				
-	М3	-	1		OPAMP1_VINM	I	TC	OPAMP1_ VINM	-				
37	L3	26	17	H7	PA3	I/O	TC	PA3	TIM2_CH4/TIM5_CH4/TIM9_CH2/ USART2_RX/LCD_SEG2/ADC_IN3/ COMP1_INP/OPAMP1_VOUT				
38	-	27	18	K8	V _{SS_4}	S	-	V _{SS_4}	-				
39	1	28	19	L8, M9	V _{DD_4}	S	-	V _{DD_4}	-				
40	J4	29	20	J7	PA4	I/O	тс	PA4	SPI1_NSS/SPI3_NSS/I2S3_WS/ USART2_CK/ADC_IN4/DAC_OUT1/ COMP1_INP				
41	K4	30	21	M8	PA5	I/O	тс	PA5	TIM2_CH1_ETR/SPI1_SCK/ADC_IN5/ DAC_OUT2/COMP1_INP				
42	L4	31	22	Н6	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/SPI1_MISO/ LCD_SEG3/ADC_IN6/COMP1_INP/ OPAMP2_VINP				
43	-	32	23	K7	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/SPI1_MOSI/ LCD_SEG4/ADC_IN7/COMP1_INP/ OPAMP2_VINM				
-	J5	ı	ı	ı	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/SPI1_MOSI/ LCD_SEG4/ ADC_IN7/COMP1_INP				
-	M4	-	-	ı	OPAMP2_VINM	ı	тс	OPAMP2_ VINM	- 1				

Table 8. STM32L151xE and STM32L152xE pin definitions (continued)

	F	Pins												
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP104	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions					
44	K5	33	24	L7	PC4	I/O	FT	PC4	LCD_SEG22/ADC_IN14/COMP1_INP					
45	L5	34	25	M7	PC5	I/O	FT	PC5	LCD_SEG23/ADC_IN15/COMP1_INP					
46	M5	35	26	J6	PB0	I/O	TC	PB0	TIM3_CH3/LCD_SEG5/ADC_IN8/ COMP1_INP/VREF_OUT/ OPAMP2_VOUT					
47	M6	36	27	K6	PB1	I/O	FT	PB1	TIM3_CH4/LCD_SEG6/ADC_IN9/ COMP1_INP/VREF_OUT					
-	-	37	28	M6	PB2	I/O	FT	PB2/ BOOT1	COMP1_INP					
48	L6	-	-	-	PB2	I/O	FT	PB2/ BOOT1	ADC_IN0b/COMP1_INP					
49	K6	-	-	-	PF11	I/O	FT	PF11	ADC_IN1b/COMP1_INP					
50	J7	-	-	-	PF12	I/O	FT	PF12	ADC_IN2b/COMP1_INP					
51	E3	-	-	-	V _{SS_6}	S		V _{SS_6}	-					
52	Н3	-	-	-	V_{DD_6}	S		V _{DD_6}	-					
53	K7	-	-	-	PF13	I/O	FT	PF13	ADC_IN3b/COMP1_INP					
54	J8	-	-	-	PF14	I/O	FT	PF14	ADC_IN6b/COMP1_INP					
55	J9	-	-	-	PF15	I/O	FT	PF15	ADC_IN7b/COMP1_INP					
56	H9	-	-	-	PG0	I/O	FT	PG0	ADC_IN8b/COMP1_INP					
57	G9	-	-	-	PG1	I/O	FT	PG1	ADC_IN9b/COMP1_INP					
58	M7	38	-	L6	PE7	I/O	TC	PE7	ADC_IN22/COMP1_INP					
59	L7	39	-	M5	PE8	I/O	TC	PE8	ADC_IN23/COMP1_INP					
60	M8	-	-	M4	PE9	I/O	TC	PE9	TIM2_CH1_ETR/ADC_IN24/ COMP1_INP					
61	-	-	-	-	V _{SS_7}	S	-	V _{SS_7}	-					
62	-	-	-	-	V _{DD_7}	S	-	V _{DD_7}	-					
63	L8	41	-	J5	PE10	I/O	TC	PE10	TIM2_CH2/ADC_IN25/COMP1_INP					
64	М9	42	-	L5	PE11	I/O	FT	PE11	TIM2_CH3					
65	L9	43	-	МЗ	PE12	I/O	FT	PE12	TIM2_CH4/SPI1_NSS					
66	M10	44	-	K5	PE13	I/O	FT	PE13	SPI1_SCK					
67	M11	45	-	L4	PE14	I/O	FT	PE14	4 SPI1_MISO					



Table 8. STM32L151xE and STM32L152xE pin definitions (continued)

	F	Pins												
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP104	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions					
68	M12	46	-	K4	PE15	I/O	FT	PE15	SPI1_MOSI					
69	L10	47	29	M2	PB10	I/O	FT	PB10	TIM2_CH3/I2C2_SCL/USART3_TX/ LCD_SEG10					
70	L11	48	30	L3	PB11	I/O	FT	PB11	TIM2_CH4/I2C2_SDA/ USART3_RX/LCD_SEG11					
71	F12	49	31	L2, M1	V _{SS_1}	s	1	V _{SS_1}	-					
72	G12	50	32	K3	V _{DD_1}	S	1	V _{DD_1}	-					
73	L12	51	33	J4	PB12	I/O	FT	PB12	TIM10_CH1/I2C2_SMBA/ SPI2_NSS/I2S2_WS/USART3_CK/ LCD_SEG12/ADC_IN18/COMP1_INP					
74	K12	52	34	J3	PB13	I/O	FT	PB13	TIM9_CH1/SPI2_SCK/ I2S2_CK/ USART3_CTS/LCD_SEG13/ADC_IN19/ COMP1_INP					
75	K11	53	35	L1	PB14	I/O	FT	PB14	TIM9_CH2/SPI2_MISO/USART3_RTS/ LCD_SEG14/ADC_IN20/COMP1_INP					
76	K10	54	36	K2	PB15	I/O	FT	PB15	TIM11_CH1/SPI2_MOSI/I2S2_SD/ LCD_SEG15/ADC_IN21/COMP1_INP/ RTC_REFIN					
77	K9	55	-	H4	PD8	I/O	FT	PD8	USART3_TX/LCD_SEG28					
78	K8	56	-	J2	PD9	I/O	FT	PD9	USART3_RX/LCD_SEG29					
79	J12	57	-	K1	PD10	I/O	FT	PD10	USART3_CK/LCD_SEG30					
80	J11	58	-	G4	PD11	I/O	FT	PD11	USART3_CTS/LCD_SEG31					
81	J10	59	-	Н3	PD12	I/O	FT	PD12	TIM4_CH1/USART3_RTS/LCD_SEG32					
82	H12	60	-	H2	PD13	I/O	FT	PD13	TIM4_CH2/LCD_SEG33					
83	-	-	_	_	V _{SS_8}	S		V _{SS_8}	-					
84	-	-	_	-	V _{DD_8}	S	-	V _{DD_8}	-					
85	H11	61	-	J1	PD14	I/O	FT	PD14	TIM4_CH3/LCD_SEG34					
86	H10	62	-	G3	PD15	I/O	FT	PD15	TIM4_CH4/LCD_SEG35					
87	G10	-	-	-	PG2	I/O	FT	PG2	ADC_IN10b/COMP1_INP					
88	F9	-	-	-	PG3	I/O	FT	PG3	3 ADC_IN11b/COMP1_INP					

Table 8. STM32L151xE and STM32L152xE pin definitions (continued)

	F	Pins										
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP104	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions			
89	F10	-	-	-	PG4	I/O	FT	PG4	ADC_IN12b/COMP1_INP			
90	E9	-	-	-	PG5	I/O	FT	PG5	-			
91	-	-	-	-	PG6	I/O	FT	PG6	-			
92	-	-	-	-	PG7	I/O	FT	PG7	-			
93	-	-	-	-	PG8	I/O	FT	PG8	-			
94	F6	1	-	i	V _{SS_9}	S	-	V _{SS_9}	-			
95	G6	-	-	-	V _{DD_9}	S	-	V _{DD_9}	-			
96	E12	63	37	H1	PC6	I/O	FT	PC6	TIM3_CH1/I2S2_MCK/LCD_SEG24			
97	E11	64	38	G1	PC7	I/O	FT	PC7	TIM3_CH2/I2S3_MCK/LCD_SEG25			
98	E10	65	39	G2	PC8	I/O	FT	PC8	TIM3_CH3/LCD_SEG26			
99	D12	66	40	F4	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27			
100	D11	67	41	F3	PA8	I/O	FT	PA8	USART1_CK/MCO/LCD_COM0			
101	D10	68	42	F1	PA9	I/O	FT	PA9	USART1_TX / LCD_COM1			
102	C12	69	43	F2	PA10	I/O	FT	PA10	USART1_RX / LCD_COM2			
103	B12	70	44	E1	PA11	I/O	FT	PA11	USART1_CTS/ USB_DM/SPI1_MISO			
104	A12	71	45	E2	PA12	I/O	FT	PA12	USART1_RTS/USB_DP/SPI1_MOSI			
105	A11	72	46	E3	PA13	I/O	FT	JTMS- SWDAT	-			
106	C11	73	-	D1	PH2	I/O	FT	PH2	-			
107	F11	74	47	D2, A1	V _{SS_2}	S	-	V _{SS_2}	-			
108	G11	75	48	C1	V_{DD_2}	S	ı	V _{DD_2}	-			
109	A10	76	49	D3	PA14	I/O	FT	JTCK- SWCLK	-			
110	A9	77	50	B1	PA15	I/O	FT	JTDI	TIM2_CH1_ETR/ SPI1_NSS/SPI3_NSS/ I2S3_WS/LCD_SEG17			
111	B11	78	51	E4	PC10	I/O	FT	PC10	SPI3_SCK/I2S3_CK/USART3_TX/ UART4_TX/ LCD_SEG28/LCD_SEG40/LCD_COM4			
112	C10	79	52	C2	PC11	I/O	FT	PC11	SPI3_MISO/USART3_RX/UART4_RX/ LCD_SEG29/LCD_SEG41/LCD_COM5			



Table 8. STM32L151xE and STM32L152xE pin definitions (continued)

	ı	Pins						-	
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP104	Pin name	Pin Type ⁽¹⁾	I / O structure	Main function ⁽²⁾ (after reset)	Alternate functions
113	B10	80	53	B2	PC12	I/O	FT	PC12	SPI3_MOSI/I2S3_SD/USART3_CK/ UART5_TX/LCD_SEG30/LCD_SEG42/ LCD_COM6
114	C9	81	-	A2	PD0	I/O	FT	PD0	TIM9_CH1/SPI2_NSS/I2S2_WS
115	В9	82	-	D4	PD1	I/O	FT	PD1	SPI2_SCK/I2S2_CK
116	C8	83	54	С3	PD2	I/O	FT	PD2	TIM3_ETR/UART5_RX/LCD_SEG31/ LCD_SEG43/LCD_COM7
117	B8	84	-	C4	PD3	I/O	FT	PD3	SPI2_MISO/USART2_CTS
118	B7	85	-	А3	PD4	I/O	FT	PD4	SPI2_MOSI/I2S2_SD/USART2_RTS
119	A6	86	-	ВЗ	PD5	I/O	FT	PD5	USART2_TX
120	F7	-	-	-	V _{SS_10}	S	-	V _{SS_10}	-
121	G7	-	-	-	V _{DD_10}	S	-	V _{DD_10}	-
122	B6	87	-	В4	PD6	I/O	FT	PD6	USART2_RX
123	A5	88	-	A4	PD7	I/O	FT	PD7	TIM9_CH2/USART2_CK
124	D9	ı	-	ı	PG9	I/O	FT	PG9	-
125	D8	ı	-	-	PG10	I/O	FT	PG10	-
126	ı	ı	-	-	PG11	I/O	FT	PG11	-
127	D7	-	-	-	PG12	I/O	FT	PG12	-
128	C7	-	-	-	PG13	I/O	FT	PG13	-
129	C6	-	-	-	PG14	I/O	FT	PG14	-
130	-	-	-	-	V _{SS_11}	S	-	V _{SS_11}	-
131	-	-	-	-	V _{DD_11}	S	-	V _{DD_11}	-
132	-	-	-	-	PG15	I/O	FT	PG15	-
133	A8	89	55	B5	PB3	I/O	FT	JTDO	TIM2_CH2/SPI1_SCK/SPI3_SCK/ I2S3_CK/ LCD_SEG7/COMP2_INM
134	A7	90	56	A5	PB4	I/O	FT	NJTRST	TIM3_CH1/SPI1_MISO/SPI3_MISO/ LCD_SEG8/COMP2_INP
135	C5	91	57	A6	PB5	I/O	FT	PB5	TIM3_CH2/I2C1_SMBA/SPI1_MOSI/ SPI3_MOSI/I2S3_SD/LCD_SEG9/ COMP2_INP

Pins O structure Pin Type⁽¹⁾ Main function⁽²⁾ UFBGA132 WLCSP104 LQFP64 -QFP144 LQFP100 Pin name **Alternate functions** (after reset) TIM4_CH1/I2C1_SCL/USART1_TX/ B5 C5 FT PB6 136 92 58 PB6 I/O COMP2 INP TIM4 CH2/I2C1 SDA/USART1 RX/ 137 B4 93 59 B6 PB7 I/O FT PB7 PVD IN/COMP2 INP воото Α7 Τ В 138 Α4 94 60 BOOT0 TIM4_CH3/TIM10_CH1/I2C1_SCL/ 139 А3 D5 PB8 I/O FT PB8 95 61 LCD_SEG16 TIM4 CH4/ 140 **B3** 62 C6 PB9 I/O FT PB9 96 TIM11_CH1/I2C1_SDA/LCD_COM3 141 C3 97 В7 PE0 I/O FT PE0 TIM4_ETR/TIM10_CH1/LCD_SEG36 A2 Α8 PF1 I/O PF1 142 98 FT TIM11_CH1/LCD_SEG37 143 D3 99 C7 S V_{SS_3} 63 V_{SS 3} _ B8, 144 C4 100 64 S V_{DD_3} $V_{DD\ 3}$ A9

Table 8. STM32L151xE and STM32L152xE pin definitions (continued)

^{1.} I = input, O = output, S = supply.

^{2.} Function availability depends on the chosen device.

^{3.} Applicable to STM32L152xE devices only. In STM32L151xE devices, this pin should be connected to V_{DD}.

^{4.} The PC14 and PC15 I/Os are only configured as OSC32_IN/OSC32_OUT when the LSE oscillator is ON (by setting the LSEON bit in the RCC_CSR register). The LSE oscillator pins OSC32_IN/OSC32_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32_IN/OSC32_OUT pins as GPIO PC14/PC15 port pins section in the STM32L151xx, STM32L152xx and STM32L162xx reference manual (RM0038).

^{5.} The PH0 and PH1 I/Os are only configured as OSC_IN/OSC_OUT when the HSE oscillator is ON (by setting the HSEON bit in the RCC_CR register). The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off (after reset, the HSE oscillator is off). The HSE has priority over the GPIO function.

Alternate functions

Table 9. Alternate function input/output

					I	Digital alt	ernate fu	nction numbe	er				
Part name	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	. AFIO . 10	AFIO1	AFIO14	AFIO15
Port name						Al	ternate f	unction		ļ			
	SYSTEM	TIM2	TIM3/4/ 5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	- USB	LCD	- CPRI	SYSTEM
воото	воото	-	-	-	-	-	-	-	-		-		EVENT OUT
NRST	NRST	-	-	-	-	-	-	-	-		-		-
PA0-WKUP1	WKUP1/ TAMPER2	TIM2_CH1_ ETR	TIM5_CH	-	-	-	-	USART2_CTS	-		-	COMP1_INP / TIMx_IC1_0/ G1IO1	EVENT OUT
PA1	-	TIM2_CH2	TIM5_CH 2	-	-	-	-	USART2_RTS	-		SEG0	COMP1_INP - /TIMx_IC2_0 G1IO2	EVENT OUT
PA2	-	TIM2_CH3	TIM5_CH	TIM9_CH	-	-	-	USART2_TX	-		SEG1	COMP1_INP / TIMx_IC3_0/ G1IO3	EVENT OUT
PA3	-	TIM2_CH4	TIM5_CH 4	TIM9_CH	-	-	-	USART2_RX	-		SEG2	COMP1_INP / TIMx_IC4_0/ G1IO4	EVENT OUT
PA4	-	-	-	-	-	SPI1_NS S	SPI3_NS S I2S3_WS	USART2_CK	-		-	COMP1_INP /TIMx_IC1_1	EVENT OUT
PA5	-	TIM2_CH1_ET R	-	-	-	SPI1_SC K	-	-	-		-	- COMP1_INP /TIMx_IC2_1	EVENT OUT
PA6	-	-	TIM3_CH 1	TIM10_ CH1	-	SPI1_MIS O	-	-	-		SEG3	COMP1_INP - /TIMx_IC3_1 G2IO1	EVENT OUT





Table 9. Alternate function input/output (continued)

					I	Digital alt	ernate fu	ınction numbe	er						
Dord waren	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8		AFIO 10	AFIO1		AFIO14	AFIO15
Port name						Alt	ternate f	unction							
	SYSTEM	TIM2	TIM3/4/ 5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	- ر	JSB	LCD	-	CPRI	SYSTEM
PA7	-	-	TIM3_CH	TIM11_ CH1	-	SPI1_MO SI	-	-	-	-	-	SEG4	-	COMP1_INP / TIMx_IC4_1/ G2IO2	EVENT OUT
PA8	мсо	-	-	-	-	-	-	USART1_CK	-	-	-	СОМО	-	TIMx_IC1_2/ G4IO1	EVENT OUT
PA9	-	-	-	-	-	-	-	USART1_TX	-	-	-	COM1	-	TIMx_IC2_2/ G4IO2	EVENT OUT
PA10	-	-	-	-	-	-	-	USART1_RX	-	-	-	COM2	-	TIMx_IC3_2/ G4IO3	EVENT OUT
PA11	-	-	-	-	-	SPI1_MIS O	-	USART1_CTS	-	- U	SBD I	-	-	TIMx_IC4_2/ G4IO4	EVENT OUT
PA12	-	-	-	-	-	SPI1_MO SI	-	USART1_RTS	-	- U	SBD	-	-	TIMx_IC1_3/	EVENT OUT
PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC2_3/ G5IO1	EVENT OUT
PA14	JTCK- SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC3_3/ G5IO2	EVEN TOUT
PA15	JTDI	TIM2_CH1_ET R	-	-	-	SPI1_NS S	SPI3_NS S I2S3_WS	-	-	-	-	SEG17	-	TIMx_IC4_3/ G5IO3	EVEN TOUT
PB0	-	-	TIM3_CH	-	-	-	-	-	-	-	-	SEG5	-	COMP1_INP / G3IO1	EVEN TOUT
PB1	-	-	TIM3_CH	-	-	-	-	-		-	-	SEG6	-	COMP1_INP / G3IO2	EVENT OUT
PB2	BOOT1	-	-	-	-	-	-	-	-	-	-	-	-	COMP1_INP / G3IO3	EVENT OUT
PB3	JTDO	TIM2_CH2	-	-	-	SPI1_SC K	SPI3_SC K I2S3_CK	-	-	-	-	SEG7	-	-	EVENT OUT

Pin descriptions

Table 9. Alternate function input/output (continued)

					[Digital alto	ernate fu	nction numbe	r						
Dort name	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8		AFIO 10	AFIO1		AFIO14	AFIO15
Port name		1	•			Alt	ternate f	unction				1			
	SYSTEM	TIM2	TIM3/4/ 5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	-	USB	LCD	-	CPRI	SYSTEM
PB4	JTRST	-	TIM3_CH 1	-	-	SPI1_MIS O	SPI3_MI SO	-	-	-	-	SEG8	-	G6IO1	EVENT OUT
PB5	-	-	TIM3_CH 2	-	I2C1_ SMBA	SPI1_MO SI	SPI3_M OSII2S3 _SD	-	-	-	-	SEG9	-	G6IO2	EVENT OUT
PB6	-	-	TIM4_CH	-	I2C1_SCL	-	-	USART1_TX	-	-	-	-	-	G6IO3	EVENT OUT
PB7	-	-	TIM4_CH	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	-	G6IO4	EVENT OUT
PB8	-	-	TIM4_CH	TIM10_ CH1	I2C1_SCL	-	-	-	-	-	-	SEG16	-	-	EVENT OUT
PB9	-	-	TIM4_CH	TIM11_ CH1	I2C1_SDA	-	-	-	-	-	-	СОМ3	-	-	EVENT OUT
PB10	-	TIM2_CH3	-	-	I2C2_SCL	-	-	USART3_TX	-	-	-	SEG10	-	-	EVENT OUT
PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	-	- 1	-	SEG11	-	-	EVENT OUT
PB12	-	-	-	TIM10_ CH1	I2C2_SM BA	SPI2_NS S I2S2_WS	-	USART3_CK	-	-	-	SEG12	-	COMP1_INP / G7IO1	EVENT OUT
PB13	-	-	-	TIM9_ CH1	-	SPI2_SC K I2S2_CK	-	USART3_CTS	-	-	-	SEG13	-	COMP1_INP / G7IO2	EVENT OUT
PB14	-	-	-	TIM9_ CH2	-	SPI2_MIS O	-	USART3_RTS	-	-	-	SEG14	-	COMP1_INP / G7IO3	EVENT OUT
PB15	RTC_REFIN	-	-	TIM11_ CH1	-	SPI2_MO SII2S2_S D	-	-	-	-	-	SEG15	-	COMP1_INP / G7IO4	EVENT OUT





Table 9. Alternate function input/output (continued)

						Digital alt	ernate fu	nction numbe	er						
Dord normal	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8		1O 0	AFIO1		AFIO14	AFIO15
Port name	'		'			Alt	ternate f	unction							
	SYSTEM	TIM2	TIM3/4/ 5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	- U	SB	LCD	-	CPRI	SYSTEM
PC0	-	-	-	-	-	-	-	-	-	-	-	SEG18	-	COMP1_INP / TIMx_IC1_4/ G8IO1	EVENT OUT
PC1	-	-	-	-	-	-	-	-	-	-	-	SEG19	-	COMP1_INP / TIMx_IC2_4/ G8IO2	EVENT OUT
PC2	-	-	-	-	-	-	-	-	-	-	-	SEG20	-	COMP1_INP / TIMx_IC3_4/ G8IO3	EVENT OUT
PC3	-	-	-	-	-	-	-	-	-	-	-	SEG21	-	COMP1_INP / TIMx_IC4_4/ G8IO4	EVENT OUT
PC4	-	-	-	-	-	-	-	-	-	-	-	SEG22	-	COMP1_INP / TIMx_IC1_5/ G9IO1	EVENT OUT
PC5	-	-	-	-	-	-	-	-	-	-	-	SEG23	-	COMP1_INP / TIMx_IC2_5/ G9IO2	EVENT OUT
PC6	-	-	TIM3_CH	-	-	12S2_MC K	-	-	-	-	-	SEG24	-	TIMx_IC3_5/ G10IO1	EVENT OUT
PC7	-	-	TIM3_CH	-	-	-	12S3_MC K	-	-	-	-	SEG25	-	TIMx_IC4_5/ G10IO2	EVENT OUT
PC8	-	-	TIM3_CH	-	-	-	-	-	-	-	-	SEG26	-	TIMx_IC1_6/ G10IO3	EVENT OUT
PC9	-	-	TIM3_CH	-	-	-	-	-	-	-	-	SEG27	-	TIMx_IC2_6/ G10IO4	EVENT OUT

DocID025433 Rev 4

EVENT OUT

TIMx_IC1_9

			Tab	le 9. Alt	ernate f	unction	input/oເ	ıtput (contin	ued)						
					[Digital alt	ernate fu	nction numbe	er						
B . 4	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8		AFIO 10	AFIO1		AFIO14	AFIO15
Port name						Alt	ternate f	unction							
	SYSTEM	TIM2	TIM3/4/ 5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	-	USB	LCD	-	CPRI	SYSTEM
PC10	-	-	-	-	-	-	SPI3_SC K I2S3_CK	USART3_TX	UART4_T X	-	-	COM4/ SEG28/ SEG40	-	TIMx_IC3_6/ G5IO4	EVENT OUT
PC11	-	-	-	-	-	-	SPI3_MI SO	USART3_RX	UART4_R X	-	-	COM5/ SEG29 /SEG41	-	TIMx_IC4_6	EVENT OUT
PC12	-	-	-	-	-	-	SPI3_M OSI I2S3_SD	USART3_CK	UART5_T X	-	-	COM6/ SEG30/ SEG42	-	TIMx_IC1_7	EVENT OUT
PC13-WKUP2	WKUP2/ TAMPER1/ TIMESTAMP / ALARM_OU T/512Hz	-	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC2_7	EVENT OUT
PC14 OSC32_ IN	OSC32_IN	-	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC3_7	EVENT OUT
PC15 OSC32_ OUT	OSC32_OU T	-	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC4_7	EVENT OUT
PD0	-	-	-	TIM9_CH 1	-	SPI2_NS S I2S2_WS	-	-	-	-	-	-	-	TIMx_IC1_8	EVENT OUT
PD1	-	-	-	-	-	SPI2 SCK I2S2_CK	-	-	-	-	-	-	-	TIMx_IC2_8	EVENT OUT
PD2	-	-	TIM3_ET R	-	-	-	-	-	UART5_R X	-	-	COM7/ SEG31/ SEG43	-	TIMx_IC3_8	EVENT OUT
PD3	-	-	-	-	-	SPI2_MIS O	-	USART2_CTS	-	-	-	-	-	TIMx_IC4_8	EVENT OUT
										_			$\overline{}$		

SPI2_MO SI I2S2_SD

USART2_RTS



PD4



Table 9. Alternate function input/output (continued)

						Digital alto	ernate fu	nction numbe	r						
Double of the control	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	. 4	AFIO 10	AFIO1		AFIO14	AFIO15
Port name	'					Alt	ternate f	unction	1						
	SYSTEM	TIM2	TIM3/4/ 5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	ا -	USB	LCD	-	CPRI	SYSTEM
PD5	-	-	-	-	-	-	-	USART2_TX	-	-	-	-	-	TIMx_IC2_9	EVENT OUT
PD6	-	-	-	-	-	-	-	USART2_RX	-	-	-	-	-	TIMx_IC3_9	EVENT OUT
PD7	-	-	-	TIM9_CH 2	-	-	-	USART2_CK	-	-	-	-	-	TIMx_IC4_9	EVENT OUT
PD8	-	-	-	-	-	-	-	USART3_TX	-	-	-	SEG28	-	TIMx_IC1_10	EVENT OUT
PD9	-	-	-	-	-	-	-	USART3_RX	-	-	-	SEG29	-	TIMx_IC2_10	EVENT OUT
PD10	-	-	-	-	-	-	-	USART3_CK	-	-	-	SEG30	-	TIMx_IC3_10	EVENT OUT
PD11	-	-	-	-	-	-	-	USART3_CTS	-	-	-	SEG31	-	TIMx_IC4_10	EVENT OUT
PD12	-	-	TIM4_CH	-	-	-	-	USART3_RTS	-	-	-	SEG32	-	TIMx_IC1_11	EVENT OUT
PD13	-	-	TIM4_CH	-	-	-	-	-	-	-	-	SEG33	-	TIMx_IC2_11	EVENT OUT
PD14	-	-	TIM4_CH	-	-	-	-	-	-	-	-	SEG34	-	TIMx_IC3_11	EVENT OUT
PD15	-	-	TIM4_CH	-	-	-	-	-	-	-	-	SEG35	-	TIMx_IC4_11	EVENT OUT
PE0	-	-	TIM4_ET R	TIM10_ CH1	-	-	-	-	-	-	-	SEG36	-	TIMx_IC1_12	EVENT OUT
PE1	-	-	-	TIM11_ CH1	-	-	-	-	-	-	-	SEG37	-	TIMx_IC2_12	EVENT OUT
PE2	TRACECK	-	TIM3_ET R	-	-	-	-	-	-	-	-	SEG 38	-	TIMx_IC3_12	EVENT OUT

Pin descriptions

						Digital alto	ernate fu	ınction numbe	er													
D. L.	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8		1O 0	AFIO1		AFIO14	AFIO15							
Port name		1	1			Alt	ternate f	unction														
	SYSTEM	TIM2	TIM3/4/ 5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	- U	SB	LCD	-	CPRI	SYSTEM							
PE3	TRACED0	-	TIM3_CH 1	-	-	-	-	-	-	-	-	SEG 39	-	TIMx_IC4_12	EVENT OUT							
PE4	TRACED1	-	TIM3_CH 2	-	-	-	-	-	-	-	-	-	-	TIMx_IC1_13	EVENT OUT							
PE5	TRACED2	-	-	TIM9_CH 1	-	-	-	-	-	-	-	-	-	TIMx_IC2_13	EVENT OUT							
PE6- WKUP3	WKUP3/ TAMPER3 / TRACED3	-	-	TIM9_CH 2	-	-	-	-	-	-	-	-	-	TIMx_IC3_13	EVENT OUT							
PE7	-	-	-	-	-	-	-	-	-	-	-	-	-	COMP1_INP / TIMx_IC4_13	EVENT OUT							
PE8	-	-	-	-	-	-	-	-	-	-	-	-	-	COMP1_INP / TIMx_IC1_14	EVENT OUT							
PE9	-	TIM2_CH1_ET R	-	-	-	-	-	-	-	-	-	-	-	COMP1_INP / TIMx_IC2_14	EVENT OUT							
PE10	-	TIM2_CH2	-	-	-	-	-	-	-	-	_	-	-	COMP1_INP / TIMx_IC3_14	EVENT OUT							
PE11	-	TIM2_CH3	-	-	-	-	-	-	-	-	-	-	-	TIMx_IC4_14	EVENT OUT							
PE12	-	TIM2_CH4	-	-	-	SPI1_NS S	-	-	-	-	-	-	-	TIMx_IC1_15	EVENT OUT							
PE13	-	-	-	-	-	SPI1_SC K	-	-	-	-	-	-	-	TIMx_IC2_15	EVENT OUT							
PE14	-	-	-	-	-	SPI1_MIS O	-	-		-	-	-	-	TIMx_IC3_15	EVENT OUT							
PE15	-	-	-	-	-	SPI1_MO SI	-	-	-	-	-	-	-	TIMx_IC4_15	EVENT OUT							





Table 9. Alternate function input/output (continued)

						Digital alt	ernate fu	ınction numbe	er												
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	. AFIO . 10	AFIO1		AFIO14	AFIO15							
Port name		Alternate function																			
	SYSTEM	TIM2	TIM3/4/	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	- USB	LCD	-	CPRI	SYSTEM							
PF0	-	-	-	-	-	-	-	-	-		-	-		EVENT OUT							
PF1	-	-	-	-	-	-	-	-	-		-	1-1	-	EVENT OUT							
PF2	-	-	-	-	-	-	-	-	-		-	-	-	EVENT OUT							
PF3	-	-	-	-	-	-	-	-	-		-	-	-	EVENT OUT							
PF4	-	-	-	-	-	-	-	-	-		-	1-1	-	EVENT OUT							
PF5	-	-	-	-	-	-	-	-	-		-	-	-	EVENT OUT							
PF6	-	-	TIM5_ET R	-	-	-	-	-	-		-	- (COMP1_INP G11IO1	EVENT OUT							
PF7	-	-	TIM5_CH	-	-	-	-	-	-		-	- (COMP1_INP G11IO2	EVENT OUT							
PF8	-	-	TIM5_CH	-	-	-	-	-	-		-	- (COMP1_INP G11IO3	EVENT OUT							
PF9	-	-	TIM5_CH	-	-	-	-	-	-		-	- (COMP1_INP G11IO4	EVENT OUT							
PF10	-	-	-	-	-	-	-	-	-		-	- (COMP1_INP G11IO5	EVENT OUT							
PF11	-	-	-	-	-	-	-	-	-		-	- (COMP1_INP G3IO4	EVENT OUT							
PF12	-	-	-	-	-	-	-	-	-		-	- (G3IO5	EVENT OUT							
PF13	-	-	-	-	-	-	-	-	-		-	- (G9IO3	EVENT OUT							

DocID025433 Rev 4

Pin descriptions





Table 9. Alternate function input/output (continued)

					[Digital alt	ernate fu	inction number	er												
2.4	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8		AFIO 10	AFIO1		AFIO14	AFIO15						
Port name	Alternate function																				
	SYSTEM	TIM2	TIM3/4/ 5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4 /5	-	USB	LCD	-	CPRI	SYSTEM						
PG12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT						
PG13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT						
PG14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT						
PG15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT						
PH0OSC_IN	OSC_IN	-	-	-	-	-	-	-	-	-	-	-	1-1	-	-						
PH1OSC_ OUT	OSC_ OUT	-	-	-	-	-	-	-	-	-	-	-	-	-	-						
PH2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-						

5 Memory mapping




Figure 8. Memory map



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 10.



6.1.6 Power supply scheme

Standby-power circuitry (LSE,RTC,Wake-up logic, RTC backup registers) OUT Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) Regulator N × 100 nF + $1 \times 4.7 \mu F$ V_{DDA} V_{DDA} V_{REF+} 100 nF **=** Analog: + 1 µF OSC,PLL,COMP ADC/ 100 nF V_{REF} DAC V_{SSA} N - number of $V_{\text{DD}}\!/V_{\text{SS}} \text{ pairs}$ MS32461V3

Figure 11. Power supply scheme

MS32462V2

6.1.7 Optional LCD power supply scheme

Option 1
Option 2

Option 2

Option 2

Option 2

Option 3

Option 4

Option 5

Option 6

Option 7

Option 7

Option 8

Option 9

Option

Figure 12. Optional LCD power supply scheme

- 1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.
- Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

6.1.8 Current consumption measurement

N x 100 nF +1 x 10 μF N x V_{SS} V_{LCD} V_{DDA} V_{REF} V_{REF} V_{SSA}

Figure 13. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 10: Voltage characteristics*, *Table 11: Current characteristics*, and *Table 12: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

	rabio 10. Voltago characteriot	.00		
Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V _{DDA} and V _{DD}) ⁽¹⁾	-0.3	4.0	
V _{IN} ⁽²⁾	Input voltage on five-volt tolerant pin	V _{SS} - 0.3	V _{DD} +4.0	7 V
V _{IN} (-)	Input voltage on any other pin	V _{SS} - 0.3	4.0	
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSX} – V _{SS}	Variations between all different ground pins	-	50] '''V
V _{REF+} –V _{DDA}	Allowed voltage difference for V _{REF+} > V _{DDA}	-	0.4	V
V _{ESD(HBM)}	V _{ESD(HBM)} Electrostatic discharge voltage (human body model) see Section 6.3.11			

Table 10. Voltage characteristics

^{2.} V_{IN} maximum must always be respected. Refer to *Table 11* for maximum allowed injected current values.

Symbol	Ratings	Max.	Unit
$I_{VDD(\Sigma)}$	Total current into sum of all V _{DD_x} power lines (source) ⁽¹⁾	100	
$I_{VSS(\Sigma)}^{(2)}$	Total current out of sum of all V _{SS_x} ground lines (sink) ⁽¹⁾	100	
I _{VDD(PIN)}	I _{VDD(PIN)} Maximum current into each V _{DD_x} power pin (source) ⁽¹⁾ I _{VSS(PIN)} Maximum current out of each VSS_x ground pin (sink) ⁽¹⁾		
I _{VSS(PIN)}			
1	Output current sunk by any I/O and control pin	25	
I _{IO}	Output current sourced by any I/O and control pin	- 25	mA
71	Total output current sunk by sum of all IOs and control pins ⁽²⁾	60	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-60	
(3)	Injected current on five-volt tolerant I/O ⁽⁴⁾ , RST and B pins	-5/+0	
I _{INJ(PIN)} (3)	Injected current on any other pin (5)	± 5	
ΣΙ _{ΙΝJ(PIN)}	ΣΙ _{ΙΝJ(PIN)} Total injected current (sum of all I/O and control pins) ⁽⁶⁾		

Table 11. Current characteristics



All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

^{3.} Negative injection disturbs the analog performance of the device. See note in Section 6.3.18.

Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to Table 10 for maximum allowed input voltage values.

- 5. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to *Table 10: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 12. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 13. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	32		
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz	
f _{PCLK2}	Internal APB2 clock frequency	-	0	32		
		BOR detector disabled	1.65	3.6		
V _{DD}	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V	
		BOR detector disabled, after power on	1.65	3.6		
V (1)	Analog operating voltage (ADC and DAC not used)	Must be the same voltage as	1.65	3.6	V	
VDDA'	V _{DDA} ⁽¹⁾ Analog operating voltage (ADC or DAC used)	$V_{DD}^{(2)}$	1.8	3.6	V	
		FT pins; 2.0 V ≤ V _{DD}	-0.3	5.5 ⁽³⁾	V	
	I/O input voltage	FT pins; V _{DD} < 2.0 V	-0.3	5.25 ⁽³⁾		
V _{IN}	I/O Iriput voltage	BOOT0 pin	0	5.5]	
		Any other pin	-0.3	V _{DD} +0.3		
		UFBGA132 package		333		
		LQFP144 package		500		
P _D	Power dissipation at $T_A = 85 ^{\circ}C^{(4)(5)}$	LQFP100 package		465	mW	
	A ST S	LQFP64 package		435		
		WLCSP104 package		435		
TA	Tomporaturo rango	Maximum power dissipation	-40	85	°C	
IA	Temperature range	Low-power dissipation ⁽⁶⁾	-40	105		
TJ	Junction temperature range	-40 °C ≤ T _A ≤ 105 °C	-40	105	°C	



- 1. When the ADC is used, refer to Table 55: ADC characteristics.
- 2. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up.
- 3. To sustain a voltage higher than VDD+0.3V, the internal pull-up/pull-down resistors must be disabled
- 4. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 70: Thermal characteristics on page 127).
- If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 70: Thermal characteristics on page 127).
- 6. In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_J max (see *Table 70: Thermal characteristics on page 127*).

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the conditions summarized in *Table 13*.

Table 14. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V rigo timo rato	BOR detector enabled 0 - ∞				
t _{VDD} ⁽¹⁾	V _{DD} rise time rate	BOR detector disabled	0	-	1000	
VDD` ′	\/ fall time rate	BOR detector enabled	20	-	∞	µs/V
	V _{DD} fall time rate	BOR detector disabled	0	-	1000	
		V _{DD} rising, BOR enabled	-	2	3.3	
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6	ms
V	Power on/power down reset	Falling edge	1	1.5	1.65	
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65	
V	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74	
V _{BOR0}	Brown-out reset tilleshold o	Rising edge	1.69	1.76	1.8	$ \mid \ \lor \mid $
V	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	
V _{BOR1}	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07	
V	Brown out reset threshold 2	Falling edge	2.22	2.30	2.35	
V _{BOR2}	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44	

Table 14. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
W	Drawn and recet three held 2	Falling edge	2.45	2.55	2.6	
V_{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
V	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	
V_{BOR4}	brown-out reset threshold 4	Rising edge	2.78	2.9	2.95	
\/	Programmable voltage	Falling edge	1.8	1.85	1.88	
V_{PVD0}	detector threshold 0	Rising edge	1.88	1.94	1.99	
\/	PVD threshold 1	Falling edge	1.98	2.04	2.09	
V_{PVD1}	T VD UII CONOIU I	Rising edge	2.08	2.14	2.18	
\/	D\/D throshold 2	Falling edge	2.20	2.24	2.28	V
V_{PVD2}	PVD threshold 2	Rising edge	2.28	2.34	2.38]
V	D\/D throshold 2	Falling edge	2.39	2.44	2.48	
V_{PVD3}	PVD threshold 3	Rising edge	2.47	2.54	2.58	
V	PVD threshold 4	Falling edge	2.57	2.64	2.69	
V_{PVD4}	F VD tillesiloid 4	Rising edge	2.68	2.74	2.79	
V	PVD threshold 5	Falling edge	2.77	2.83	2.88	
V_{PVD5}	FVD tillesilold 5	Rising edge	2.87	2.94	2.99	
V	PVD threshold 6	Falling edge	2.97	3.05	3.09	
V_{PVD6}	PVD threshold 6	Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
V_{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

^{1.} Guaranteed by characterization results, not tested in production.

^{2.} Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

6.3.3 Embedded internal reference voltage

The parameters given in *Table 16* are based on characterization results, unless otherwise specified.

Table 15. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C ±5 °C V _{DDA} = 3 V ±10 mV	0x1FF8 00F8 - 0x1FF8 00F9

Table 16. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} (1)	Internal reference voltage	– 40 °C < T _J < +105 °C	1.202	1.224	1.242	V
I _{REFINT}	Internal reference current consumption	-	-	1.4	2.3	μA
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V _{REF} value ⁽²⁾	Including uncertainties due to ADC and V_{DDA}/V_{REF+} values	-	-	±5	mV
T _{Coeff} ⁽³⁾	Temperature coefficient	-40 °C < T _J < +105 °C	-	20	50	ppm/°
Coeff` ′	Temperature coemicient	0 °C < T _J < +50 °C	-	-	20	С
A _{Coeff} ⁽³⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V _{DDCoeff} ⁽³⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} (3)	ADC sampling time when reading the internal reference voltage	-	4	-	-	μs
T _{ADC_BUF} ⁽³⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} ⁽³⁾	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μA
I _{VREF_OUT} ⁽³⁾	VREF_OUT output current (4)	-	-	-	1	μA
C _{VREF_OUT} ⁽³⁾	VREF_OUT output load	-	-	-	50	pF
I _{LPBUF} ⁽³⁾	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V _{REFINT_DIV1} (3)	1/4 reference voltage	-	24	25	26	%
V _{REFINT_DIV2} (3)	1/2 reference voltage	-	49	50	51	V _{REFIN}
V _{REFINT_DIV3} (3)	3/4 reference voltage	-	74	75	76	Т

^{1.} Guaranteed by test in production.

^{2.} The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.

^{3.} Guaranteed by design, not tested in production.

^{4.} To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to the Dhrystone 2.1 code, unless otherwise specified. The current consumption values are derived from tests performed under ambient temperature $T_A = 25$ °C and V_{DD} supply voltage conditions summarized in *Table 13: General operating conditions*, unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on f_{HCLK} frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{AHB}.
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in Table 26: High-speed external user clock characteristics.
- For maximum current consumption V_{DD} = V_{DDA} = 3.6 V is applied to all supply pins.
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise.

Table 17. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Cond	f _{HCLK}	Тур	Max ⁽¹⁾	Unit	
				1 MHz	225	500	
			Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	2 MHz	420	750	μA
				4 MHz	780	500 750 1200 1.6 2.9 5.2 3.5 6.5 12 5.2 12.3 145	
		f _{HSE} = f _{HCLK} up to 16 MHz included,		4 MHz	0.98	1.6	
		$f_{HSE} = f_{HCLK}/2$	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	8 MHz	1.85	2.9	
	Cupply	above 16 MHz (PLL ON) ⁽²⁾		16 MHz	3.6	5.2	
I _{DD}	Supply current in	,		8 MHz	2.2	3.5	
(Run from	Run mode, code		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	16 MHz	4.4	6.5	mA
Flash)	executed			32 MHz	8.6	12	
	from Flash	HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	3.6	3.5 6.5 12	
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	8.7	12.3	
		MSI clock, 65 kHz		65 kHz	42	145	
		MSI clock, 524 kHz	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	524 kHz	135	250	μΑ
		MSI clock, 4.2 MHz		4.2 MHz	820	1200	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.



^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 18. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Condi	Conditions		Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	200	470	
			V _{CORE} =1.2 V	2 MHz	360	470 780 1200 1.5 3 5 3.5 5.55 10.9	μΑ
			VOS[1:0] = 11	4 MHz	685	1200	
		$f_{HSE} = f_{HCLK}/2$	Range 2,	4 MHz	0.80	1.5	
			V _{CORE} =1.5 V	8 MHz	1.6	3	
		above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16 MHz	3.1	5	
I _{DD}	Supply current		Range 1,	8 MHz	1.9	3.5	
	in Run mode, code executed		V _{CORE} =1.8 V	16 MHz	3.7	470 780 μ. 1200 1.5 3 5 3.5 5.55 10.9 m 4.8 11.7	
(Run from	from RAM,		VOS[1:0] = 01	32 MHz	7.55	10.9	mA
RAM)	Flash switched off	HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	3.15	4.8	
	(16 MHz) Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	7.75	11.7			
		MSI clock, 65 kHz	Range 3,	65 kHz	40	130	μΑ
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	115	215	
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	715	1100	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 19. Current consumption in Sleep mode

Symbol	Parameter	Cond	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	63	220	
		f _{HSE} = f _{HCLK} up to 16 MHz included,	V _{CORE} =1.2 V VOS[1:0] = 11	2 MHz	93	300	
				4 MHz	155	380	
			Range 2,	4 MHz	190	500	
		f _{HSE} = f _{HCLK} /2	V _{CORE} =1.5 V	8 MHz	340	700	
		above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16 MHz	640	1100	
			Range 1,	8 MHz	410	800	
	Supply current in Sleep		V _{CORE} =1.8 V	16 MHz	770	220 300 380 500 700 1100 800 1250 2700 1100 2700 92 110 273 250 300 380 500 700 1120 800 1300 2700	
	mode, Flash		VOS[1:0] = 01	32 MHz	1750		
	OFF	HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	690	1100	
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	1750	2700	2
		MSI clock, 65 kHz	Range 3,	65 kHz	31	92	
		MSI clock, 524 kHz	V _{CORE} =1.2 V	524 kHz	45	110	
(Sloop)		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	160	273	
I _{DD} (Sleep)			Range 3, V _{CORE} =1.2 V	1 MHz	51	250	μA
				2 MHz	81	300	
			VOS[1:0] = 11	4 MHz	140	380	
		f _{HSE} = f _{HCLK} up to 16 MHz included,	Range 2,	4 MHz	175	500	
		f _{HSE} = f _{HCLK} /2	V _{CORE} =1.5 V	8 MHz	330	700	
	Supply current	above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16 MHz	625	1120	
	in Sleep	,	Range 1,	8 MHz	395	800	
	mode, Flash ON		V _{CORE} =1.8 V	16 MHz	760	1300	
			VOS[1:0] = 01	32 MHz	1700	2700	
		HSI clock source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	670	1160	
		(16 MHz)	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	1750	2800	
	Supply current	MSI clock, 65 kHz	Range 3,	65 kHz	19	105	
	in Sleep mode, Flash	MSI clock, 524 kHz	V _{CORE} =1.2V	524 kHz	33	125	
	ON	MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	150	290	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

577

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register)

Table 20. Current consumption in Low-power run mode

Symbol	Parameter		Conditions				Unit
				T _A = -40 °C to 25 °C	11	16	
			MSI clock, 65 kHz f _{HCLK} = 32 kHz	T _A = 85 °C	36.226	40	
		All peripherals		T _A = 105 °C	65.453	102	
		OFF, code		T _A =-40 °C to 25 °C	16.518	23	
		executed from RAM,	MSI clock, 65 kHz f _{HCLK} = 65 kHz	T _A = 85 °C	41.933	48	
		Flash switched	HCLK 90 M.IZ		72.160	108	
		OFF, V _{DD}		T _A = -40 °C to 25 °C	3036	45	μΑ
		from 1.65 V to 3.6 V	MSI clock, 131 kHz	T _A = 55 °C	36.139	48	
Supply I _{DD (LP} current in	Cummbu	10 3.0 V	f _{HCLK} = 131 kHz	T _A = 85 °C	55.750	66	
				T _A = 105 °C	86.678	125	
Run)	`		MSI clock, 65 kHz f _{HCLK} = 32 kHz	T _A = -40 °C to 25 °C	2636	40.5	
	Turrinode			T _A = 85 °C	53.253	67	
		All		T _A = 105 °C	92.181	120	
		peripherals OFF, code executed from Flash, V _{DD} from 1.65 V to	MSI clock, 65 kHz f _{HCLK} = 65 kHz	T _A = -40 °C to 25 °C	3344	49	
				T _A = 85 °C	60.261	75	
				T _A = 105 °C	95.689	130	
				T _A = -40 °C to 25 °C	48.564	71	
		3.6 V	MSI clock, 131 kHz	T _A = 55 °C	54.768	75	
			f _{HCLK} = 131 kHz	T _A = 85 °C	76.180	95	
				T _A = 105 °C	112101	140	
I _{DD} max (LP Run)	Max allowed current in Low-power run mode	V _{DD} from 1.65 V to 3.6 V			-	200	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

Table 21. Current consumption in Low-power sleep mode

Symbol	Parameter		Conditions				Unit
			MSI clock, 65 kHz f _{HCLK} = 32 kHz Flash OFF	T _A = -40 °C to 25 °C	5.5	-	
			MSI clock, 65 kHz	T _A = -40 °C to 25 °C	18.5	21	
			f _{HCLK} = 32 kHz	T _A = 85 °C	26.8	29	
			Flash ON	T _A = 105 °C	37	47	
		All peripherals OFF, V _{DD} from	MSI clock, 65 kHz	T _A = -40 °C to 25 °C	18.5	21	
		1.65 V to 3.6 V	f _{HCLK} = 65 kHz,	T _A = 85 °C	27.2	29	
			Flash ON	T _A = 105 °C	37.3	47	47 25 26
				T _A = -40 °C to 25 °C	21.5	25	
	Supply		MSI clock, 131 kHz	T _A = 55 °C	23.7	26	
I _{DD} (LP Sleep)	current in		f _{HCLK} = 131 kHz, Flash ON	T _A = 85 °C	29.8	32	μΑ
	Low-power sleep mode			T _A = 105 °C	39.7	50	
			MSI clock, 65 kHz f _{HCLK} = 32 kHz	T _A = -40 °C to 25 °C	18.5	21	
				T _A = 85 °C	26.8	29	
			HOLK	T _A = 105 °C	38.3	47	
		TIM9 and		T _A = -40 °C to 25 °C	18.5	21	
		USART1 enabled, Flash	MSI clock, 65 kHz f _{HCLK} = 65 kHz	T _A = 85 °C	27.2	29	
		ON, V _{DD} from	HOLK	T _A = 105 °C	38.5	47	
		1.65 V to 3.6 V		T _A = -40 °C to 25 °C	21.5	25	
			MSI clock, 131 kHz	T _A = 55 °C	23.7	26	
			f _{HCLK} = 131 kHz	T _A = 85 °C	29.8	32	1
				T _A = 105 °C	41.2	50	
I _{DD} max (LP Sleep)	Max allowed current in Low-power sleep mode	V _{DD} from 1.65 V to 3.6 V			-	200	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.




Table 22. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	С	onditions	:	Тур	Max ⁽¹⁾	Unit
				T _A = -40°C to 25°C V _{DD} = 1.8 V	1.18	-	
			LCD	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.4	4	
			OFF	T _A = 55°C	3.02	6	
				T _A = 85°C	7.44	11	
		RTC clocked by LSI or LSE external clock	T _A = 105°C	T _A = 105°C	15.5	27	
		(32.768kHz),	LCD	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.5	6	
		regulator in LP mode, HSI and HSE OFF	ON	T _A = 55°C	4.65	7	
		(no independent	(static duty) ⁽²⁾	T _A = 85°C	1.18 3.02 7.44 15.5 4.65 9.07 15.6 3.9 5.19 9.8 18.4 1.65 3.32 7.83 16 1.75 4.9 9.41 15.8 4.1 5.53 10 18.5	13	
		watchdog)	duty)	T _A = 105°C	15.6	31	1
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	3.9	10	
			LCD ON (1/8	T _A = 55°C	5.19	11	
			duty) ⁽³⁾	T _A = 85°C	9.8	17	
		T _A = 105°C	T _A = 105°C	18.4	48		
	Supply current in Stop mode with RTC enabled		LCD OFF	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.65	-	μΑ
I _{DD} (Stop with RTC)				T _A = 55°C	3.32	-	
with it is				T _A = 85°C	7.83	-	
				T _A = 105°C	16	-	
			LCD	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.75	-	
			ON	T _A = 55°C	4.9	-	
		RTC clocked by LSE	(static duty) ⁽²⁾	T _A = 85°C	3.32 7.83 16 2 1.75 4.9 9.41 15.8	-]
		external quartz (32.768kHz),	duty)	T _A = 105°C	15.8	-	
		regulator in LP mode,		$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	4.1	-	
		HSI and HSE OFF (no independent ON (1/8)	5.53	-			
		watchdog ⁽⁴⁾	duty) ⁽³⁾	T _A = 85°C	10	-	
				T _A = 105°C	18.5	-	1
				$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8\text{V}$	1.33	-	
			LCD OFF	T _A = -40°C to 25°C V _{DD} = 3.0V	1.62	-	
				T _A = -40°C to 25°C V _{DD} = 3.6V	1.87		



Table 22. Typical and maximum current consumptions in Stop mode (continued)

Symbol	Parameter	Conditions	;	Тур	Max ⁽¹⁾	Unit
		Regulator in LP mode, HSI and HSE OFF, independent watchdog and LSI enabled	T _A = -40°C to 25°C	1.8	2.2	
I _{DD} (Stop)	Supply current in Stop mode (RTC disabled)		$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	0.560	1.5	μΑ
·00 (+++)		Regulator in LP mode, LSI, HSI and HSE OFF (no independent watchdog)	T _A = 55°C	2.18	4	
			T _A = 85°C	6.6	12	
			T _A = 105°C	14.9	26	
I _{DD} (WU from Stop)	Supply current during	MSI = 4.2 MHz		2	-	
	wakeup from Stop mode	MSI = 1.05 MHz	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.45	-	mA
		MSI = 65 kHz ⁽⁵⁾	1	1.45	-	

- 1. Guaranteed by characterization results, not tested in production, unless otherwise specified.
- 2. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.
- 3. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 5. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining part of the wakeup period, the current corresponds the Run mode current.

DocID025433 Rev 4

Max⁽¹⁾ **Symbol Conditions** Unit **Parameter** Тур $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ 0.865 $V_{DD} = 1.8 \text{ V}$ $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ 1.11 1.9 RTC clocked by LSI (no independent watchdog) T_A = 55 °C 1.72 2.2 T_A= 85 °C 2.12 4 Supply current in $8.3^{(2)}$ I_{DD} T_A = 105 °C 2.54 (Standby Standby mode with RTC $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ enabled with RTC) 0.97 $V_{DD} = 1.8 \text{ V}$ RTC clocked by LSE $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ 1.28 external quartz (no μΑ independent $T_A = 55 \, ^{\circ}C$ 2.01 watchdog)(3) T_A= 85 °C 2.5 T_A = 105 °C 2.98 Independent watchdog $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ 1 1.7 and LSI enabled $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ 0.29 1 Supply current in I_{DD} Standby mode (RTC (Standby) $T_{\Delta} = 55 \, ^{\circ}C$ 0.96 1.3 Independent watchdog disabled) and LSI OFF $T_A = 85 \, ^{\circ}C$ 1.38 7⁽²⁾ $T_{\Delta} = 105 \, ^{\circ}C$ 1.98 Supply current during I_{DD} (WU from wakeup time from $T_A = -40 \,^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$ 1 mΑ Standby) Standby mode

Table 23. Typical and maximum current consumptions in Standby mode

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

^{2.} Guaranteed by test in production.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

Table 24. Peripheral current consumption⁽¹⁾

		Туріса	l consumption,	V _{DD} = 3.0 V, T _A	= 25 °C	
Peripheral		Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	TIM2	13	11	9	11	
	TIM3	12	10	9	11	
	TIM4	12	10	9	11	
	TIM5	16	13	11	14	
	TIM6	4	4	4	4	
	TIM7	4	4	4	4	
	LCD	4	3	3	4	
	WWDG	3	2.5	2.5	3	
	SPI2	8	7	9	7.5	
APB1	SPI3	7	6	7	6	μΑ/MHz
AFDI	USART2	8	7	7	7	(f _{HCLK})
	USART3	8	7	7	7	
	USART4	8	7	7	7	
	USART5	8	7	7	7	
	I2C1	8	7	6	7	
	12C2	7	6	5	6	
	USB	15	7	7	7	
	PWR	3	3	3	3	
	DAC	6	5	4.5	5	
	COMP	4	3.5	3.5	4	

Table 24. Peripheral current consumption⁽¹⁾ (continued)

		Туріса	l consumption,		-	
Peri	pheral	Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	SYSCFG & RI	3	2	2	3	
	TIM9	8	7	6	7	
	TIM10	6	5	5	5	
APB2	TIM11	6	5	5	5	
APDZ	ADC ⁽²⁾	10	8	7	8	
	SPI1	4	4	4	4	
	USART1	8	7	6	7	
	GPIOA	7	6	5	6	
	GPIOB	7	6	5	6	
	GPIOC	7	6	5	6	
	GPIOD	7	6	5	6	
	GPIOE	7	6	5	6	μΑ/ΜΗz (f _{HCLK})
	GPIOF	7	6	5	6	
AHB	GPIOG	7	6	5	6	
AND	GPIOH	2	2	1	2	
	CRC	0.5	0.5	0.5	1	
	FLASH	26	26	29	- (6)	
	DMA1	18	15	13	18	
	DMA2	16	14	12	16	
All enabled		279	221	219	215	
I _{DD (RTC)}			0	.4		
I _{DD (LCD)}			3	.1		
I _{DD (ADC)} ⁽³⁾			14	50		
I _{DD (DAC)} ⁽⁴⁾			34	40		
I _{DD} (COMP1)			0.	16		μΑ
l==	Slow mode			2		
I _{DD} (COMP2)	Fast mode		Į.	5		
I _{DD (PVD / BOR)} (5)		2	.6		
I _{DD (IWDG)}			0	25		

Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

^{2.} HSI oscillator is OFF for this measure.



- 3. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC is in buffered mode, output is left floating.
- 5. Including supply current of internal reference voltage.
- 6 In Low-power sleep and run mode, the Flash memory must always be in power-down mode.

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under the conditions summarized in *Table 13*.

Max⁽¹⁾ Unit **Conditions Symbol Parameter** Typ f_{HCLK} = 32 MHz Wakeup from Sleep mode 0.4 **t**WUSLEEP $f_{HCLK} = 262 \text{ kHz}$ 46 Flash enabled Wakeup from Low-power sleep twusleep_lp $mode, f_{HCLK} = 262 kHz$ f_{HCLK} = 262 kHz 46 Flash switched OFF Wakeup from Stop mode, regulator in Run mode $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ 8.2 ULP bit = 1 and FWU bit = 1 $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ 7.7 8.9 Voltage range 1 and 2 $f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$ μs 8.2 13.1 Voltage range 3 **t**WUSTOP $f_{HCLK} = f_{MSI} = 2.1 \text{ MHz}$ 10.2 13.4 Wakeup from Stop mode, regulator in low-power mode $f_{HCLK} = f_{MSL} = 1.05 \text{ MHz}$ 16 20 ULP bit = 1 and FWU bit = 1 $f_{HCLK} = f_{MSI} = 524 \text{ kHz}$ 31 37 $f_{HCLK} = f_{MSI} = 262 \text{ kHz}$ 57 66 $f_{HCLK} = f_{MSI} = 131 \text{ kHz}$ 112 123 $f_{HCLK} = MSI = 65 \text{ kHz}$ 221 236 Wakeup from Standby mode $f_{HCLK} = MSI = 2.1 MHz$ 58 104 ULP bit = 1 and FWU bit = 1 twustdby

 $f_{HCLK} = MSI = 2.1 MHz$

2.6

3.25

ms

Table 25. Low-power mode wakeup timings

Wakeup from Standby mode

FWU bit = 0

^{1.} Guaranteed by characterization, not tested in production, unless otherwise specified

6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 14.

Table 26. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source	CSS is on or PLL is used	1	8	32	MHz
f _{HSE_ext}	frequency	CSS is off, PLL not used	0	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}	-	0.3V _{DD}	V
t _{w(HSEH)}	OSC_IN high or low time	-	12	-	-	ns
t _{r(HSE)}	OSC_IN rise or fall time		-	-	20	113
C _{in(HSE)}	OSC_IN input capacitance		-	2.6	-	pF

^{1.} Guaranteed by design, not tested in production.

tw(HSEH) VHSEH 90% 10% V_{HSEL} tr(HSE) → tf(HSE) tw(HSEL) T_{HSE} MS19214V2

Figure 14. High-speed external clock source AC timing diagram

465

tw(LSEH)

tw(LSEL)

t_{r(LSE)}

t_{f(LSE)}

C_{IN(LSE)}

Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a low-speed external clock source, and under the conditions summarized in *Table 13*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	>
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
]				

Table 27. Low-speed external user clock characteristics⁽¹⁾

OSC32 IN high or low time

OSC32 IN rise or fall time

OSC32 IN input capacitance




Figure 15. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 28*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

76/131 DocID025433 Rev 4



ns

pF

10

0.6

^{1.} Guaranteed by design, not tested in production

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	1		24	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 Ω	-	20	-	pF
I _{HSE}	HSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS} with 30 pF load	-	-	3	mA
l== #.o=>	HSE oscillator power	C = 20 pF f _{OSC} = 16 MHz	-	-	2.5 (startup) 0.7 (stabilized)	mA
I _{DD(HSE)}	consumption	C = 10 pF f _{OSC} = 16 MHz	-	-	2.5 (startup) 0.46 (stabilized)	ША
9 _m	Oscillator transconductance	Startup	3.5	-	-	mA /V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	ms

Table 28. HSE oscillator characteristics⁽¹⁾⁽²⁾

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by characterization results, not tested in production.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 16. HSE oscillator circuit diagram

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 29*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE}	Low speed external oscillator frequency	-	-	32.768	-	kHz
R _F	Feedback resistor	-	-	1.2	-	МΩ
C ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R _S = 30 kΩ	-	8	-	pF
I _{LSE}	LSE driving current	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$	-	-	1.1	μA
		V _{DD} = 1.8 V	-	450	-	
I _{DD (LSE)}	LSE oscillator current consumption	V _{DD} = 3.0 V	-	600	-	nA
		V _{DD} = 3.6V	-	750	-	
9 _m	Oscillator transconductance	-	3	-	-	μA/V
t _{SU(LSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	S

Table 29. LSE oscillator characteristics $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$



^{1.} Guaranteed by characterization results, not tested in production.

^{2.} Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.

 t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 17). C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_{L1} has the following formula: $C_{L1} = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6$ pF and $C_{stray} = 2$ pF, then $C_{1,1} = C_{1,2} = 8$ pF.




Figure 17. Typical application with a 32.768 kHz crystal

6.3.7 Internal clock source characteristics

The parameters given in *Table 30* are derived from tests performed under the conditions summarized in Table 13.

High-speed internal (HSI) RC oscillator

Table 30. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI user-trimmed	Trimming code is not a multiple of 16	-	± 0.4	0.7	%
TRIM` ^` /	resolution	Trimming code is a multiple of 16	-	-	- MH 0.7 % ± 1.5 % 1(3) % 1.5 % 2 % 2 % 2 % 3 % 6 μs	%
		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
		V _{DDA} = 3.0 V, T _A = 0 to 55 °C	-1.5	-	1.5	%
	Accuracy of the	V _{DDA} = 3.0 V, T _A = -10 to 70 °C	-2	-	2	%
ACC _{HSI} ⁽²⁾	factory-calibrated HSI oscillator	$V_{DDA} = 3.0 \text{ V}, T_{A} = -10 \text{ to } 85 ^{\circ}\text{C}$	-2.5	-	2 %	%
	1101 Oscillator	V _{DDA} = 3.0 V, T _A = -10 to 105 °C	-4	-	2	%
		V _{DDA} = 1.65 V to 3.6 V T _A = -40 to 105 °C	-4	-	1 ⁽³⁾ 1.5 2 2 2 2 3	%
t _{SU(HSI)} ⁽²⁾	HSI oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI)} ⁽²⁾	HSI oscillator power consumption	-	-	100	140	μA

^{1.} The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

Low-speed internal (LSI) RC oscillator

Table 31. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	26	38	56	kHz
D _{LSI} ⁽²⁾	LSI oscillator frequency drift 0°C ≤ T _A ≤ 85°C	-10	-	4	%
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	200	μs
I _{DD(LSI)} (3)	LSI oscillator power consumption	-	400	510	nA

^{1.} Guaranteed by test in production.

DocID025433 Rev 4 80/131



^{2.} Guaranteed by characterization results, not tested in production.

^{3.} Guaranteed by test in production.

^{2.} This is a deviation for an individual part, once the initial frequency has been measured.

^{3.} Guaranteed by design, not tested in production.

Multi-speed internal (MSI) RC oscillator

Table 32. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	kHz
		MSI range 2	262	-	KIIZ
f _{MSI}	Frequency after factory calibration, done at V _{DD} = 3.3 V and T _A = 25 °C	MSI range 3	524	-	
	LOD or and the control of the contro	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
ACC _{MSI}		MSI range 6	4.2	4 -	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
D _{TEMP(MSI)} ⁽¹⁾	MSI oscillator frequency drift $0 \text{ °C} \leq T_A \leq 85 \text{ °C}$	-	±3	-	%
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V \leq V _{DD} \leq 3.6 V, T _A = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1		
		MSI range 2	1.5	-	
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	μΑ
		MSI range 4 4.	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15		
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
+	MSI oscillator startup time	MSI range 4	6	-	
'SU(MSI)	ino oscillator startup tillic	MSI range 5	5	-	μs
		MSI range 6, Voltage range 1 and 2	3.5	- 2.5 	
		MSI range 6, Voltage range 3	5	-	



Table 32. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	-	40	
, (2)		MSI range 1	-	20	
	MSI oscillator stabilization time	MSI range 2	-	10	
		MSI range 3	-	4	
		MSI range 4	-	2.5	μs
t _{STAB(MSI)} ⁽²⁾		MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
forman	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
f _{OVER(MSI)}	Wor oscillator frequency overshoot	Any range to range 6	-	6	IVII IZ

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results, not tested in production.

6.3.8 PLL characteristics

The parameters given in *Table 33* are derived from tests performed under the conditions summarized in *Table 13*.

Value **Symbol** Unit **Parameter** Max⁽¹⁾ Min Тур PLL input clock⁽²⁾ 2 24 MHz f_{PLL_IN} PLL input clock duty cycle 45 55 % 2 PLL output clock 32 MHz f_{PLL_OUT} Worst case PLL lock time PLL input = 16 MHz 115 160 μs t_{LOCK} PLL VCO = 96 MHz Jitter Cycle-to-cycle jitter ± 600 ps I_{DDA}(PLL) Current consumption on V_{DDA} 220 450 μΑ

120

150

Table 33. PLL characteristics

Current consumption on V_{DD}

6.3.9 Memory characteristics

I_{DD}(PLL)

The characteristics are given at T_A = -40 to 105 °C unless otherwise specified. RAM memory

Table 34. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

^{1.} Guaranteed by characterization results, not tested in production.

^{2.} Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .

Flash memory and data EEPROM

Table 35. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	٧
4	Programming time for word or half-page	Erasing	-	3.28	3.94	mo
t _{prog}		Programming	-	3.28	3.94	ms
I _{DD} N	Average current during the whole programming / erase operation		-	600	-	μА
	Maximum current (peak) during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA

^{1.} Guaranteed by design, not tested in production.

Table 36. Flash memory and data EEPROM endurance and retention

Symbol	Parameter	Conditions	Value			Unit
Symbol	raiametei	Conditions	Min ⁽¹⁾	Тур	-	Oiiit
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	$T_A = -40^{\circ}C$ to	10	-	-	keveles
INCYC.	Cycling (erase / write) EEPROM data memory	ing (erase / write) ROM data memory retention (program memory) after cycles at T _A = 85 °C T _{RET} = +85 °C	-	kcycles		
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T = +85 °C	30	İ	-	
t _{RET} ⁽²⁾	Data retention (EEPROM data memory) after 300 kcycles at T _A = 85 °C	→ I _{RET} = +85 °C	30	-	-	years
l RET	Data retention (program memory) after 10 kcycles at T _A = 105 °C	T _{RFT} = +105 °C	10	-	-	years
	Data retention (EEPROM data memory) after 300 kcycles at T _A = 105 °C	TRET - 1100 G	10	_	-	

^{1.} Guaranteed by characterization results, not tested in production.

^{2.} Characterization is done according to JEDEC JESD22-A117.

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 37*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ Symbol **Parameter Conditions** Class $V_{DD} = 3.3 \text{ V, LQFP144, } T_A = +25 \text{ °C,}$ Voltage limits to be applied on any I/O pin to V_{FESD} 4B $f_{HCLK} = 32 \text{ MHz}$ induce a functional disturbance conforms to IEC 61000-4-2 $V_{DD} = 3.3 \text{ V, LQFP144, } T_A = +25$ Fast transient voltage burst limits to be V_{EFTB} applied through 100 pF on V_{DD} and V_{SS} 4A $f_{HCLK} = 32 \text{ MHz}$ pins to induce a functional disturbance conforms to IEC 61000-4-4

Table 37. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. frequency range Monitored 4 MHz 16 MHz 32 MHz **Conditions** Unit Symbol **Parameter** frequency band voltage | voltage voltage range 2 range 1 range 3 0.1 to 30 MHz -14 -6 -4 $V_{DD} = 3.6 V,$ $T_A = 25 \, ^{\circ}C$ 30 to 130 MHz dBuV -11 0 9 S_{EMI} Peak level LQFP144 package 130 MHz to 1GHz -7 -1 9 compliant with IEC 61967-2 SAE EMI Level 1 2 2.5

Table 38. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22- A114	1C	1000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1.	II	250	v

Table 39. ESD absolute maximum ratings

Guaranteed by characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 40. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5~\mu\text{A}/+0~\mu\text{A}$ range), or other functional failure (for example reset occurrence oscillator frequency deviation, LCD levels).

The test results are given in the Table 41.

Table 41. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on all 5 V tolerant (FT) pins	-5 ⁽¹⁾	NA	
I _{INJ}	Injected current on BOOT0	-0	NA	mA
	Injected current on any other pin	-5 ⁽¹⁾	+5	

^{1.} It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the conditions summarized in *Table 13*. All I/Os are CMOS and TTL compliant.

Table 42. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	lament lave lavel veitage	TC and FT I/O	-	-	0.3 V _{DD} ⁽¹⁾⁽²⁾	
V_{IL}	Input low level voltage	BOOT0	-	-	0.14 V _{DD} ⁽²⁾	
		TC I/O	0.45 V _{DD} +0.38 ⁽²⁾	-	-	
V_{IH}	Input high level voltage	FT I/O	0.39 V _{DD} +0.59 ⁽²⁾	-	-	V
		воото	0.15 V _{DD} +0.56 ⁽²⁾	-	-	
	I/O Schmitt trigger voltage	TC and FT I/O	-	10% V _{DD} ⁽³⁾	-	
V_{hys}	hysteresis ⁽²⁾	BOOT0	-	0.01	-	
		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with LCD	-	-	±50	
	Input leakage current ⁽⁴⁾	V _{SS} ≤ V _{IN} ≤ V _{DD} I/Os with analog switches	-	-	±50	
I _{lkg}		V _{SS} ≤ V _{IN} ≤ V _{DD} I/Os with analog switches and LCD	-	-	±50	nA
		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with USB	-	-	±250	
		$V_{SS} \le V_{IN} \le V_{DD}$ TC and FT I/Os	-	-	±50	
		FT I/O V _{DD} ≤ V _{IN} ≤ 5V	-	-	±10	μΑ
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾⁽¹⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	30	45	60	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Guaranteed by test in production



^{2.} Guaranteed by design, not tested in production.

^{3.} With a minimum of 200 mV.

^{4.} The max. value may be exceeded if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA with the non-standard V_{OI}/V_{OH} specifications given in *Table 43*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see *Table 11*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating $I_{VSS(\Sigma)}$ (see *Table 11*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under the conditions summarized in *Table 13*. All I/Os are CMOS and TTL compliant.

Table 43. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾⁽²⁾	Output low level voltage for an I/O pin	I _{IO} = 8 mA 2.7 V < V _{DD} < 3.6 V	-	0.4	
V _{OH} ⁽²⁾⁽³⁾	Output high level voltage for an I/O pin	2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4	-	
V _{OL} (3)(4)	Output low level voltage for an I/O pin	I _{IO} = 4 mA 1.65 V < V _{DD} < 3.6 V	-	0.45	V
V _{OH} (3)(4)	Output high level voltage for an I/O pin	1.65 V < V _{DD} < 3.6 V	V _{DD} -0.45	-	V
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA 2.7 V < V _{DD} < 3.6 V	-	1.3	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	

^{1.} The $I_{|O}$ current sunk by the device must always respect the absolute maximum rating specified in *Table 11* and the sum of $I_{|O}$ (I/O ports and control pins) must not exceed I_{VSS} .

^{2.} Guaranteed by test in production.

^{3.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 11* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

^{4.} Guaranteed by characterization results, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 18* and *Table 44*, respectively.

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under the conditions summarized in *Table 13*.

Table 44. I/O AC characteristics⁽¹⁾

OSPEEDRx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
	f	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	400	kHz
00	f _{max(IO)} out	waximum nequency	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	400	NI IZ
00	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	625	ns
	t _{r(IO)out}	Output rise and fail time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	625	115
	f	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	2	MHz
01	f _{max(IO)} out	waximum frequency	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	1	IVITZ
01	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	125	ns
	t _{r(IO)out}	Output rise and fair time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	250	
	_	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	10	MHz
10	F _{max(IO)out}	waximum frequency	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	2	IVITZ
10	t _{f(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	25	
	t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	125	ns
	F	Maximum frequency ⁽³⁾	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	50	MHz
11	F _{max(IO)out}	waximum frequency	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	8	IVITZ
11	t _{f(IO)out}	Output rise and fall times	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	5	
	t _{r(IO)out} Output rise a	Output rise and fall time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	30	
- t _{EXTIpw} signals detec		Pulse width of external signals detected by the EXTI controller	-	8	-	ns

^{1.} The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L151xx, STM32L152xx and STM32L162xx reference manual for a description of GPIO Port configuration register.

47/

^{2.} Guaranteed by design, not tested in production.

^{3.} The maximum frequency is defined in Figure 18.




Figure 18. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 45*)

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the conditions summarized in *Table 13*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	-	-	0.3 V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	0.39V _{DD} +0.59	-	-	V
V (1)	NRST output low	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-	-		V
V _{OL(NRST)} ⁽¹⁾	level voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽³⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 45. NRST pin characteristics

^{1.} Guaranteed by design, not tested in production.

^{2.} With a minimum of 200 mV.

^{3.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

External reset circuit(1)

NRST(2)

RPU

Filter

STM32L1xx

ai17854b

Figure 19. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 45*. Otherwise the reset will not be taken into account by the device.

6.3.15 TIM timer characteristics

The parameters given in the Table 46 are guaranteed by design.

Refer to *Section 6.3.13: I/O port characteristics* for details on the input/output ction characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time		1	-	t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock		0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-		16	bit
	16-bit counter clock	-	1	65536	t _{TIMxCLK}
t _{COUNTER}	period when internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
t	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	I waxiinuin possible count	f _{TIMxCLK} = 32 MHz	-	134.2	S

Table 46. TIMx⁽¹⁾ characteristics

^{1.} TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.

6.3.16 Communications interfaces

I²C interface characteristics

The device I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: SDA and SCL are not "true" open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 47*. Refer also to *Section 6.3.13: I/O port characteristics* for more details on the input/output ction characteristics (SDA and SCL).

Standard mode Fast mode I²C⁽¹⁾⁽²⁾ I2C(1)(2) **Symbol Parameter** Unit Min Min Max Max SCL clock low time 4.7 1.3 tw(SCLL) μs SCL clock high time 4.0 0.6 tw(SCLH) SDA setup time 250 100 t_{su(SDA)} SDA data hold time $3450^{(3)}$ $900^{(3)}$ t_{h(SDA)} $t_{r(SDA)}$ ns SDA and SCL rise time 1000 300 t_{r(SCL)} t_{f(SDA)} SDA and SCL fall time 300 300 t_{f(SCL)} Start condition hold time 4.0 0.6 t_{h(STA)} Repeated Start condition иs 4.7 0.6 t_{su(STA)} setup time Stop condition setup time 4.0 0.6 _ μ S t_{su(STO)} Stop to Start condition time 4.7 tw(STO:STA) 1.3 μs (bus free) Capacitive load for each bus 400 400 pF C_b Pulse width of spikes that are suppressed by the 0 50⁽⁴⁾ 0 50⁽⁴⁾ t_{SP} ns analog filter

Table 47. I²C characteristics

4. The minimum width of the spikes filtered by the analog filter is above t_{SP(max)}.

^{1.} Guaranteed by design, not tested in production.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to
achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast
mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.




Figure 20. I²C bus AC waveforms and measurement circuit

- 1. R_S = series protection resistor.
- 2. R_P = external pull-up resistor.
- 3. V_{DD_I2C} is the I2C bus power supply.
- 4. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 48. SCL frequency (f_{PCLK1} = 32 MHz, V_{DD} = V_{DD_I2C} = 3.3 V)⁽¹⁾⁽²⁾

f _{SCL} (kHz)	I2C_CCR value
ISCL (KIIZ)	$R_P = 4.7 \text{ k}\Omega$
400	0x801B
300	0x8024
200	0x8035
100	0x00A0
50	0x0140
20	0x0320

- 1. R_P = External pull-up resistance, f_{SCL} = I^2C speed.
- 2. For speeds around 200 kHz, the tolerance on the achieved speed is of $\pm 5\%$. For other speed ranges, the tolerance on the achieved speed is $\pm 2\%$. These variations depend on the accuracy of the external components used to design the application.

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in *Table 13*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 49. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
_		Master mode	-	16	MHz
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	16	
		Slave transmitter	-	12 ⁽³⁾	
t _{r(SCK)} (2) t _{f(SCK)} (2)	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)}	NSS setup time	Slave mode	4t _{HCLK}	-	
t _{h(NSS)}	NSS hold time	Slave mode	2t _{HCLK}	-	
t _{w(SCKH)} ⁽²⁾ t _{w(SCKL)} ⁽²⁾	SCK high and low time	Master mode	t _{SCK} /2-5	t _{SCK} /2+3	
t _{su(MI)} ⁽²⁾	Data input actus time	Master mode	5	-	
t _{su(SI)} ⁽²⁾	- Data input setup time	Slave mode	6	-	
t _{h(MI)} ⁽²⁾	Data input hold time	Master mode	5	-	ns
t _{h(SI)} (2)	- Data input hold time	Slave mode	5	-	
t _{a(SO)} ⁽⁴⁾	Data output access time	Slave mode	0	3t _{HCLK}	
t _{v(SO)} (2)	Data output valid time	Slave mode	-	33	
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode	-	6.5	
t _{h(SO)} ⁽²⁾	Data output hold time	Slave mode	17	-	
t _{h(MO)} ⁽²⁾	- Data output hold time	Master mode	0.5	-	

^{1.} The characteristics above are given for voltage range 1.



^{2.} Guaranteed by characterization results, not tested in production.

^{3.} The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

^{4.} Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.





Figure 21. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

47/




Figure 23. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.



USB characteristics

The USB interface is USB-IF certified (full speed).

Table 50. USB startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

^{1.} Guaranteed by design, not tested in production.

Table 51. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit				
Input leve	Input levels								
V _{DD}	USB operating voltage	-	3.0	3.6	V				
V _{DI} ⁽²⁾	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-					
V _{CM} ⁽²⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V				
V _{SE} ⁽²⁾	Single ended receiver threshold	-	1.3	2.0					
Output levels									
V _{OL} ⁽³⁾	Static output level low	R_L of 1.5 kΩ to 3.6 $V^{(4)}$	-	0.3	V				
V _{OH} ⁽³⁾	Static output level high	R_L of 15 k Ω to $V_{SS}^{(4)}$	2.8	3.6]				

- 1. All the voltages are measured from the local ground potential.
- 2. Guaranteed by characterization results, not tested in production.
- 3. Guaranteed by test in production.
- 4. R_L is the load connected on the USB drivers.

Figure 24. USB timings: definition of data signal rise and fall time




Table 52. USB: full speed electrical characteristics

	Driver characteristics ⁽¹⁾								
Symbol Parameter Conditions Min Max Unit									
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns				
t _f	Fall Time ⁽²⁾	C _L = 50 pF	4	20	ns				



Table 52. USB: full speed electrical characteristics (continued)

	Driver characteristics ⁽¹⁾								
Symbol Parameter Conditions Min Max Unit									
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%				
V _{CRS}	Output signal crossover voltage		1.3	2.0	V				

^{1.} Guaranteed by design, not tested in production.

6.3.17 I2S characteristics

Table 53. I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main Clock Output		256 x 8K	256xFs ⁽¹⁾	MHz
f	125 clock fraguancy	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVIITZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver, 48KHz	30	70	%
t _{r(CK)}	I2S clock rise time	Capacitive load CL=30pF		8	
t _{f(CK)}	I2S clock fall time	Capacitive load CL-30pr	-	8	
t _{v(WS)}	WS valid time	Master mode	4	24	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	15	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	8	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	9	-	
t _{h(SD_MR)}	Data input hold time	Master receiver	5	-	ns
t _{h(SD_SR)}	Data input noid time	Slave receiver	4	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	64	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	22	-	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	12	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	8	-	

^{1.} The maximum for 256xFs is 8 MHz

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the



Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.




Figure 25. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 26. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Guaranteed by characterization results, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

77/

6.3.18 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 55* are guaranteed by design.

Table 54. ADC clock frequency

Symbol	Parameter		Conditions				Unit
				V _{REF+} = V _{DDA}		16	
f _{ADC} ADC clock frequency		2.4 V ≤ V _{DDA} ≤ 3.6 V	V _{REF+} < V _{DDA} V _{REF+} > 2.4 V	0.480		8	
	Voltage range 1 & 2		$V_{REF+} < V_{DDA}$ $V_{REF+} \le 2.4 \text{ V}$		4	MHz	
			V _{REF+} = V _{DDA}		8		
			1.8 V ≤ V _{DDA} ≤ 2.4 V	$V_{REF+} < V_{DDA}$		4	
			Voltage range 3			4	

Table 55. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V_{DDA}	Power supply	-	1.8	-	3.6		
V _{REF+}	Positive reference voltage	-	1.8 ⁽¹⁾	-	V_{DDA}	V	
V _{REF-}	Negative reference voltage	-	-	V _{SSA}	-		
I _{VDDA}	Current on the V _{DDA} input pin	-	-	1000	1450		
I _{VREF} ⁽²⁾	Current on the V input nin	Peak	-	400	700	μA	
'VREF` ′	Current on the V _{REF} input pin	Average	-	400	450		
V _{AIN}	Conversion voltage range ⁽³⁾	-	0 ⁽⁴⁾	-	V _{REF+}	V	
	40 1.11	Direct channels	-	-	1	Mana	
	12-bit sampling rate	Multiplexed channels	-	-	0.76	Msps	
	40 hit agreeling vate	Direct channels	-	-	1.07	Mana	
£	10-bit sampling rate	Multiplexed channels	-	-	0.8	Msps	
f_S	O hit compliant rate	Direct channels	-	-	1.23	Mana	
	8-bit sampling rate	Multiplexed channels	-	-	0.89	Msps	
	6 hit compling rate	Direct channels	-	-	1.45	Mone	
6	6-bit sampling rate	Multiplexed channels	-	-	1	Msps	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Direct channels 2.4 V \leq V _{DDA} \leq 3.6 V	0.25	-	-	
		Multiplexed channels 2.4 V \leq V _{DDA} \leq 3.6 V	0.56	-	-	
t _S ⁽⁵⁾	Sampling time	Direct channels 1.8 V ≤ V _{DDA} ≤ 2.4 V	0.56	-	-	μs
		Multiplexed channels 1.8 $V \le V_{DDA} \le 2.4 V$	1	-	-	
		-	4	-	384	1/f _{ADC}
	Total conversion time	f _{ADC} = 16 MHz	1	-	24.75	μs
I I I	(including sampling time)	-		ampling ph e approxim		1/f _{ADC}
6	Internal sample and hold capacitor	Direct channels	-	16	-	nE
C _{ADC}		Multiplexed channels	-	10	-	pF
f	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f _{ADC}
f _{TRIG}	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f _{ADC}
	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f _{ADC}
f _{TRIG}	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f _{ADC}
R _{AIN} ⁽⁶⁾	Signal source impedance		-	-	50	kΩ
	Injection trigger conversion	f _{ADC} = 16 MHz	219	-	281	ns
t _{lat}	latency	-	3.5	-	4.5	1/f _{ADC}
+	Regular trigger conversion	f _{ADC} = 16 MHz	156	-	219	ns
t _{latr}	latency	-	2.5	-	3.5	1/f _{ADC}
t _{STAB}	Power-up time	-	-	-	3.5	μs

Table 55. ADC characteristics (continued)

- 2. The current consumption through VREF is composed of two parameters:
 - one constant (max 300 μA)
 - one variable (max 400 $\mu\text{A})\text{, only during sampling time + 2 first conversion pulses$

So, peak consumption is $300+400 = 700 \,\mu\text{A}$ and average consumption is $300 + [(4 \text{ sampling} + 2) / 16] \,\text{x} \,400 = 450 \,\mu\text{A}$ at 1Msps

- V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pin descriptions for further details.
- 4. V_{SSA} or V_{REF-} must be tied to ground.
- Minimum sampling time is reached for an external input impedance limited to a value as defined in Table 57: RAIN max for fADC = 16 MHz
- External impedance has another high value limitation when using short sampling time as defined in Table 57: RAIN max for fADC = 16 MHz

The Vref+ input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

Table 56. ADC accuracy⁽¹⁾⁽²⁾

Symbol	Parameter	Test conditions	Min ⁽³⁾	Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error		-	2.5	4	
EO	Offset error	2.4 V ≤ V _{DDA} ≤ 3.6 V	-	1	2	
EG	Gain error	$2.4 \text{ V} \le \text{V}_{\text{REF+}} \le 3.6 \text{ V}$ $f_{\text{ADC}} = 8 \text{ MHz}, R_{\text{AIN}} = 50 \Omega$	-	1.5	3.5	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 \text{ °C}$	-	1	2	
EL	Integral linearity error		-	2.2	3	
ENOB	Effective number of bits	0.4.4.5.4	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio	$-2.4 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$ $\text{V}_{DDA} = \text{V}_{REF+}$ $\text{f}_{ADC} = 16 \text{ MHz}, \text{R}_{AIN} = 50 \Omega$	57.5	62	-	
SNR	Signal-to-noise ratio	T _A = -40 to 105 °C	57.5	62	-	dB
THD	Total harmonic distortion	- F _{input} =10kHz	-	-70	-65	
ENOB	Effective number of bits	101/11/	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio	$-1.8 \text{ V} \le \text{V}_{DDA} \le 2.4 \text{ V}$ $\text{V}_{DDA} = \text{V}_{REF+}$ $\text{f}_{ADC} = 8 \text{ MHz or 4 MHz, R}_{AIN} = 50 \Omega$	57.5	62	-	
SNR	Signal-to-noise ratio	T _A = -40 to 105 °C	57.5	62	-	dB
THD	Total harmonic distortion	F _{input} =10kHz	-	70	65	
ET	Total unadjusted error		-	4	6.5	
EO	Offset error	2.4 V ≤ V _{DDA} ≤ 3.6 V	-	1.5	4	
EG	Gain error	$ \begin{array}{l} 1.8 \text{ V} \leq \text{V}_{\text{REF+}} \leq 2.4 \text{ V} \\ \text{f}_{\text{ADC}} = 4 \text{ MHz}, \text{R}_{\text{AIN}} = 50 \Omega \end{array} $	-	3.5	6	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-	1	2	
EL	Integral linearity error		-	2.5	3	
ET	Total unadjusted error		-	2	3	
EO	Offset error	1.8 V \leq V _{DDA} \leq 2.4 V 1.8 V \leq V _{REF+} \leq 2.4 V f _{ADC} = 4 MHz, R _{AIN} = 50 Ω T _A = -40 to 105 °C	-	1	1.5	
EG	Gain error		-	1.5	2	LSB
ED	Differential linearity error		-	1	2	
EL	Integral linearity error		-	2.2	3	

^{1.} ADC DC accuracy values are measured after internal calibration.



ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as
this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to
add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.12 does not affect the ADC
accuracy.

^{3.} Guaranteed by characterization results, not tested in production.





Figure 27. ADC accuracy characteristics

Figure 28. Typical connection diagram using the ADC



- Refer to Table 57: RAIN max for fADC = 16 MHz for the value of R_{AIN} and Table 55: ADC characteristics for the value of C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.






Figure 29. Maximum dynamic current consumption on V_{REF+} supply pin during ADC conversion

Table 57. R_{AIN} max for $f_{ADC} = 16 \text{ MHz}^{(1)}$

			R _{AIN} m	$ extsf{R}_{ extsf{AIN}}$ max (k Ω)			
Ts Ts (cycles) (µs)		Multiplexed channels		Direct channels			
	,	2.4 V < V _{DDA} < 3.6 V	1.8 V < V _{DDA} < 2.4 V	2.4 V < V _{DDA} < 3.6 V	1.8 V < V _{DDA} < 2.4 V		
4	0.25	Not allowed	Not allowed	0.7	Not allowed		
9	0.5625	0.8	Not allowed	2.0	1.0		
16	1	2.0	0.8	4.0	3.0		
24	1.5	3.0	1.8	6.0	4.5		
48	3	6.8	4.0	15.0	10.0		
96	6	15.0	10.0	30.0	20.0		
192	12	32.0	25.0	50.0	40.0		
384	24	50.0	50.0	50.0	50.0		

^{1.} Guaranteed by design, not tested in production.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 11*. The applicable procedure depends on whether V_{REF+} is connected to V_{DDA} or not. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

6.3.19 DAC electrical specifications

Data guaranteed by design, not tested in production, unless otherwise specified.

Table 58. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		1.8	-	3.6	
V _{REF+}	Reference supply voltage	V _{REF+} must always be below V _{DDA}	1.8	-	3.6	V
V _{REF-}	Lower reference voltage		V _{SSA}			
. (1)	Current consumption on	No load, middle code (0x800)	-	130	220	
I _{DDVREF+} (1)	V_{REF+} supply V_{REF+} = 3.3 V	No load, worst code (0x000)	-	220	350]
. (1)	Current consumption on	No load, middle code (0x800)	-	210	320	μA
I _{DDA} ⁽¹⁾	V _{DDA} supply V _{DDA} = 3.3 V	No load, worst code (0xF1C)	-	320	520	
R _L ⁽²⁾	Resistive load	DAC autout buffer ON	5	-	-	kΩ
C _L ⁽²⁾	Capacitive load	DAC output buffer ON	-	-	50	pF
R _O	Output impedance	DAC output buffer OFF	12	16	20	kΩ
Voltag	Voltage on DAC_OUT	DAC output buffer ON	0.2	-	V _{DDA} – 0.2	\ \
V _{DAC_OUT}	output	DAC output buffer OFF	0.5	-	V _{REF+} – 1LSB	mV
DNL ⁽¹⁾	Differential non	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	1.5	3	
	linearity ⁽³⁾	No R _L , C _L \leq 50 pF DAC output buffer OFF	-	1.5	3	
INL ⁽¹⁾	Integral non linearity ⁽⁴⁾	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	2	4	
IINL '	integral non linearity.	No R _L , C _L \leq 50 pF DAC output buffer OFF	-	2	4	LSB
Offset ⁽¹⁾	Offset error at code	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON	-	±10	±25	
Oliset	0x800 ⁽⁵⁾	No R _L , C _L \leq 50 pF DAC output buffer OFF	-	±5	±8	
Offset1 ⁽¹⁾	Offset error at code 0x001 ⁽⁶⁾	No R_L , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	±1.5	±5	




Table 58. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
dOffset/dT ⁽¹⁾	Offset error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 °C DAC output buffer OFF	-20	-10	0	μV/°C
donserary	coefficient (code 0x800)	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 °C DAC output buffer ON	0	20	50	μν/ Ο
Gain ⁽¹⁾	Gain error ⁽⁷⁾	$C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / -0.5%	- %
Gain	Gain enory	No R _L , C _L \leq 50 pF DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	70
dGain/dT ⁽¹⁾	Gain error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 °C DAC output buffer OFF	-10	-2	0	μV/°C
uGaiii/uT	coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_{A} = 0$ to 50 °C DAC output buffer ON	-40	-8	0	μνν
TUE ⁽¹⁾	Total unadjusted error	$C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	12	30	- LSB
TOE\ /	Total unaujusteu error	No R_L , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	8	12	LSB
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \leq 50$ pF, $R_L \geq 5$ k Ω	-	-	1	Msps
t _{WAKEUP}	Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁸⁾	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	9	15	μs
PSRR+	V _{DDA} supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB

^{1.} Data based on characterization results.

^{3.} Difference between two consecutive codes - 1 LSB.



^{2.} Connected between DAC_OUT and $V_{\mbox{SSA}}$.

- 4. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 5. Difference between the value measured at Code (0x800) and the ideal value = $V_{REF+}/2$.
- Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and $(V_{DDA} 0.2)$ V when buffer is ON.
- 8. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).




Figure 30. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.20 Operational amplifier characteristics

Table 59. Operational amplifier characteristics

Symbol	Parai	neter	Condition ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
CMIR	Common mode inpu	ut range	-	0	-	V_{DD}	
	Input offset voltage	Maximum calibration range	-	-	-	±15	m)/
VI _{OFFSET}	Input offset voltage	After offset calibration	-	-	-	±1.5	mV
A \ / I	Input offset voltage	Normal mode	-	-	-	±40	μV/°C
ΔVI _{OFFSET}	drift	Low-power mode	-	-	-	±80	
		Dedicated input		-	-	1	
I _{IB}	Input current bias	General purpose input	75 °C	-	-	10	nA
	Daire a summer t	Normal mode	-	-	-	500	
I _{LOAD}	Drive current	Low-power mode	-	-	-	100	μA
	Conquestion	Normal mode	No load,	-	100	220	
I _{DD}	Consumption	Low-power mode	quiescent mode	-	30	60	μA
CMRR	Common mode	Normal mode	-	-	-85	-	- - dB
	rejection ration	Low-power mode	-	-	-90	-	

DocID025433 Rev 4 108/131

Table 59. Operational amplifier characteristics (continued)

Symbol	Par	ameter	Condition ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit	
DODD	Power supply	Normal mode	DC	-	-85	-	dB	
PSRR	rejection ratio	Low-power mode	DC	-	-90	-	ub	
		Normal mode	V - 20 4 V	400	1000	3000		
CDW	Donadouidth	Low-power mode	V _{DD} >2.4 V	150	300	800	1417	
GBW	Bandwidth	Normal mode	V <24V	200	500	2200	kHZ	
		Low-power mode	V _{DD} <2.4 V	70	150	800		
		Normal mode	V _{DD} >2.4 V (between 0.1 V and V _{DD} -0.1 V)	-	700	-		
SR Slew rate	Slew rate	Low-power mode	V _{DD} >2.4 V	-	100	-	V/ms	
		Normal mode	V <2.4.V	-	300	-		
		Low-power mode V _{DD} <2.4 V	-	50	-			
AO	Onen leen sein	Normal mode		55	100	-	40	
AO OP	Open loop gain	Low-power mode		65	110	-	dB	
	Designative	Normal mode	V -0.4.V	4	-	-	l _t O	
κ_{L}	R _L Resistive load	Low-power mode	V _{DD} <2.4 V	20	-	-	kΩ	
C _L	Capacitive load	-	-	-	-	50	pF	
VOH _{SAT}	High saturation	Normal mode		V _{DD} - 100	-	-		
<i>G</i> ,	voltage	Low-power mode	I _{LOAD} = max or	V _{DD} -50	-	-	mV	
VOL	Low saturation	Normal mode	R _L = min	-	-	100		
VOL _{SAT}	voltage	Low-power mode		-	-	50		
φm	Phase margin	-	-	-	60	-	0	
GM	Gain margin		-	-	-12	-	dB	
t _{OFFTRIM}	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy		-	-	1	-	ms	
t	Wakaun timo	Normal mode	$\begin{aligned} &C_L \leq 50 \text{ pf,} \\ &R_L \geq 4 \text{ k}\Omega \end{aligned}$	-	10	-	110	
t _{WAKEUP}	Wakeup time	Low-power mode	$\begin{aligned} &C_L \leq 50 \text{ pf,} \\ &R_L \geq 20 \text{ k}\Omega \end{aligned}$	-	30	-	μs	

^{1.} Operating conditions are limited to junction temperature (0 $^{\circ}$ C to 105 $^{\circ}$ C) when V_{DD} is below 2 V. Otherwise, the operating temperature range is 105 $^{\circ}$ C to -40 $^{\circ}$ C.

^{2.} Guaranteed by characterization results, not tested in production.

6.3.21 Temperature sensor characteristics

Table 60. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C ±5 °C V _{DDA} = 3 V ±10 mV	0x1FF8 00FA - 0x1FF8 00FB
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C ±5 °C V _{DDA} = 3 V ±10 mV	0x1FF8 00FE - 0x1FF8 00FF

Table 61. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C
V ₁₁₀	Voltage at 110°C ±5°C ⁽²⁾	612	626.8	641.5	mV
I _{DDA(TEMP)} (3)	Current consumption	-	3.4	6	μA
t _{START} (3)	Startup time	-	-	10	
T _{S_temp} ⁽³⁾	ADC sampling time when reading the temperature	4	-	-	μs

- 1. Guaranteed by characterization results, not tested in production.
- 2. Measured at V_{DD} = 3 V ±10 mV. V110 ADC conversion result is stored in the TS_CAL2 byte.
- 3. Guaranteed by design, not tested in production.

6.3.22 Comparator

Table 62. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65		3.6	V
R _{400K}	R _{400K} value	-	-	400	ı	kΩ
R _{10K}	R _{10K} value	-	-	10	-	K22
V _{IN}	Comparator 1 input voltage range	-	0.6	-	V_{DDA}	٧
t _{START}	Comparator startup time	-	-	7	10	II.e
td	Propagation delay ⁽²⁾	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 \text{ V}$ $V_{IN+} = 0 \text{ V}$ $V_{IN-} = V_{REFINT}$ $T_A = 25 \text{ °C}$	0	1.5	10	mV/1000 h
I _{COMP1}	Current consumption ⁽³⁾	-	-	160	260	nA

110/131 DocID025433 Rev 4

- 1. Guaranteed by characterization results, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage not included.

Table 63. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V_{DDA}	٧
t	Comparator startup time	Fast mode	-	15	20	
t _{START}	Comparator startup time	Slow mode	-	20	25	
•	Propagation delay ⁽²⁾ in slow mode	$1.65 \text{ V} \le \text{V}_{DDA} \le 2.7 \text{ V}$	-	1.8	3.5	116
t _{d slow}	Propagation delay. Firstow mode	$2.7~\text{V} \leq \text{V}_{DDA} \leq 3.6~\text{V}$	-	2.5	6	μs
+	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤ V _{DDA} ≤ 2.7 V	-	0.8	2	
t _{d fast}	Propagation delay. Fir last mode	2.7 V ≤ V _{DDA} ≤ 3.6 V		1.2	4	
V _{offset}	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V$ $T_A = 0$ to 50 °C $V_{-} = V_{REFINT}$, $3/4 \ V_{REFINT}$, $1/2 \ V_{REFINT}$, $1/4 \ V_{REFINT}$.	-	15	30	ppm /°C
L	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}	Current consumptions /	Slow mode -		0.5	2	μA

- 1. Guaranteed by characterization results, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

6.3.23 LCD controller

The device embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Table 64. LCD controller characteristics

Symbol	Parameter	Min	Тур	Max	Unit	
V _{LCD}	LCD external voltage	-	-	3.6		
V _{LCD0}	LCD internal reference voltage 0	-	2.6	-		
V _{LCD1}	LCD internal reference voltage 1	-	2.73	-		
V _{LCD2}	LCD internal reference voltage 2	-	2.86	-		
V _{LCD3}	LCD internal reference voltage 3	-	2.98	-	V	
V _{LCD4}	LCD internal reference voltage 4	-	3.12	-		
V _{LCD5}	LCD internal reference voltage 5	-	3.26	-		
V _{LCD6}	LCD internal reference voltage 6	-	3.4	-		
V _{LCD7}	LCD internal reference voltage 7	-	3.55	-		
C _{ext}	V _{LCD} external capacitance	0.1	-	2	μF	
(1)	Supply current at V _{DD} = 2.2 V	-	3.3	-		
I _{LCD} ⁽¹⁾	Supply current at V _{DD} = 3.0 V	- 3.3 - 3.1		-	- μA	
R _{Htot} ⁽²⁾	Low drive resistive network overall value	5.28	6.6	7.92	МΩ	
R _L ⁽²⁾	High drive resistive network total value	192	240	288	kΩ	
V ₄₄	Segment/Common highest level voltage	-	-	V _{LCD}	V	
V ₃₄	Segment/Common 3/4 level voltage	-	3/4 V _{LCD}	-		
V ₂₃	Segment/Common 2/3 level voltage	-	2/3 V _{LCD}	-		
V ₁₂	Segment/Common 1/2 level voltage	-	1/2 V _{LCD}	-		
V ₁₃	Segment/Common 1/3 level voltage	-	1/3 V _{LCD}	-	V	
V ₁₄	Segment/Common 1/4 level voltage	-	1/4 V _{LCD}	-		
V ₀	Segment/Common lowest level voltage	0	-	-		
ΔVxx ⁽³⁾	Segment/Common level voltage error T _A = -40 to 85 °C	-	-	± 50	mV	

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

^{2.} Guaranteed by design, not tested in production.

^{3.} Guaranteed by characterization results, not tested in production.

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

7.1.1 LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package




Figure 31. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline


1. Drawing is not to scale.

Table 65. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Sumbol		millimeters		inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	21.800	22.000	22.200	0.8583	0.8661	0.8740	
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
D3	-	17.500	-	-	0.6890	-	
E	21.800	22.000	22.200	0.8583	0.8661	0.8740	
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
E3	-	17.500	-	-	0.6890	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
ccc	-	-	0.080	-	-	0.0031	

1.

Figure 32. LQFP144 recommended footprint



1. Dimensions are in millimeters.

5//

The following figure shows the engineering sample marking for the LQFP144 package. Only the information field containing the engineering sample marking is shown.




Figure 33. LQFP144 package top view

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.



7.1.2 LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package

Figure 34. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline

SEATING PLANE

OCC C

OCS mm
GAUGE PLANE

TO D

1L_ME_V3

Table 66. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

	data							
Cumbal		millimeters		inches ⁽¹⁾				
Symbol	Min	Тур	Max	Min	Тур	Max		
А	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	15.800	16.000	16.200	0.6220	0.6299	0.6378		
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591		
D3	-	12.000	-	-	0.4724			
E	15.800	16.000	16.200	0.6220	0.6299	0.6378		
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591		
E3	-	12.000	-	-	0.4724	-		
е	-	0.500	-	-	0.0197	-		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°		
ccc	-	-	0.080	-	-	0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 35. LQFP100 recommended footprint

The following figure shows the engineering sample marking for the LQFP100 package. Only the information field containing the engineering sample marking is shown.

Es Es MS33007V1

Figure 36. LQFP100 package top view

7.1.3 LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package




Figure 37. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline

1. Drawing is not to scale.

5W_ME_V2

Table 67. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	11.800	12.000	12.200	0.4646	0.4724	0.4803
D1	9.800	10.000	10.200	0.3858	0.3937	0.4016
D3	-	7.500	-	-	0.2953	-
Е	11.800	12.000	12.200	0.4646	0.4724	0.4803
E1	9.800	10.000	10.200	0.3858	0.3937	0.4016
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031
K	0.0	3.5	7.0	0.0	3.5	7.0

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 38. LQFP64 recommended footprint 0.3 ai14 0

1. Dimensions are in millimeters.

120/131 DocID025433 Rev 4

The following figure shows the engineering sample marking for the LQFP64 package. Only the information field containing the engineering sample marking is shown.





Figure 39. LQFP64 package top view

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.



7.1.4 UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package

Figure 40. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package outline



1. Drawing is not to scale.

Table 68. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array mechanical data

Symbol		millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max		
А	0.460	0.530	0.600	0.0181	0.0209	0.0236		
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043		
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197		
A3	0.270	0.320	0.370	0.0106	0.0126	0.0146		
b	0.170	0.280	0.330	0.0067	0.0110	0.0130		
D	6.950	7.000	7.050	0.2736	0.2756	0.2776		
Е	6.950	7.000	7.050	0.2736	0.2756	0.2776		
е	-	0.500	-	-	0.0197	-		
F	0.700	0.750	0.800	0.0276	0.0295	0.0315		
ddd	-	-	0.080	-	-	0.0031		


122/131 DocID025433 Rev 4

Table 68. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array mechanical data (continued)

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 41. UFBGA132 recommended footprint



The following figure shows the engineering sample marking for the UFBGA132 package. Only the information field containing the engineering sample marking is shown.

Es SMS33007V1

Figure 42. UFBGA132 package top view

Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where

specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.

7.1.5 WLCSP104, 0.400 mm pitch wafer level chip size package

Figure 43. WLCSP104, 0.400 mm pitch wafer level chip size package outline






Table 69. WLCSP104, 0.400 mm pitch wafer level chip size package mechanical data

Counch of		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.525	0.555	0.585	0.0207	0.0219	0.023
A1	-	0.175	-	-	0.0069	-
A2	-	0.38	-	-	0.015	-
A3 ⁽²⁾	-	0.025	-	-	0.001	-
ø b ⁽³⁾	0.22	0.25	0.28	0.0087	0.0098	0.011
D	4.06	4.095	4.13	0.1598	0.1612	0.1626
E	5.059	5.094	5.129	0.1992	0.2006	0.2019
е	-	0.4	-	-	0.0157	-
e1	-	3.2	-	-	0.126	-
e2	-	4.4	-	-	0.1732	-
F	-	0.447	-	-	0.0176	-
G	-	0.347	-	-	0.0137	-
N ⁽⁴⁾	-	104	-	-	104	-
aaa	-	0.1	-	-	0.0039	-
bbb	-	0.1	-	-	0.0039	-
ccc	-	0.1	-	-	0.0039	-
ddd	-	0.05	-	-	0.002	-
eee	-	0.05	-	-	0.002	-

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

^{2.} Back side coating.

^{3.} Dimension is measured at the maximum bump diameter parallel to primary datum Z.

^{4.} N is the total number of terminals.

The following figure shows the engineering sample marking for the WLCSP104 package. Only the information field containing the engineering sample marking is shown.




Figure 44. WLCSP104 package top view

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.



7.2 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

 $P_{I\!/\!O}$ max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_\mathsf{I/O} \; \mathsf{max} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma ((\mathsf{V}_\mathsf{DD} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP144 - 20 x 20 mm / 0.5 mm pitch	40	
	Thermal resistance junction-ambient UFBGA132 - 7 x 7 mm	60	
	Thermal resistance junction-ambient LQFP100 - 14 x 14 mm / 0.5 mm pitch	43	°C/W
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	46	
	Thermal resistance junction-ambient WLCSP104 - 0.400 mm pitch	46	

Table 70. Thermal characteristics




Figure 45. Thermal resistance-


7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

577

8 Part numbering

Table 71. STM32L151xE and STM32L152xE Ordering information scheme



TR = tape and reel

No character = tray or tube


For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



9 Revision History

Table 72. Document revision history

Date	Revision	Changes
31-Oct-2013	1	Initial release.
19-Feb-2014	2	Added Input Voltage in Table 13: General operating conditions Updated: Chapter 2.2: Ultra-low-power device continuum, Table 13: General operating conditions, Table 28: Current consumption in Low-power run mode, Table 21: Current consumption in Low-power sleep mode, Table 48: Flash memory and data EEPROM endurance and retention, Table 77: ADC characteristics, Table 78: ADC accuracy Updated Ultra-Low-power Feature inside Cover Page Updated: Table 28: Current consumption in Low-power run mode, Table 21: Current consumption in Low-power sleep mode, Table 22: Typical and maximum current consumptions in Stop mode, Table 23: Typical and maximum current consumptions in Standby mode, Table 38: High-speed external user clock characteristics, Figure 12: High-speed external clock source AC timing diagram, Table 39: Low-speed external user clock characteristics, Figure 13: Low-speed external clock source AC timing diagram, Table 78: ADC accuracy, Table 57: EMS characteristics, Table 58: EMI characteristics, Table 59: ESD absolute maximum ratingsTable 60: Electrical sensitivities, Table 63: I/O static characteristics, Table 66: NRST pin characteristics. Added Marking of engineering samples for package WLCSP104, removed figures "Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}) and "Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Updated current consumption values.
21-Feb-2014	3	Ultra low power features modification inside Cover page. Updated Table 4: Functionalities depending on the working mode (from Run/active down to standby), Table 80: DAC characteristics
16-May-2014	4	Updated I _{IO} in <i>Table 11: Current characteristics</i> . Removed note 4 in <i>Table 61: Temperature sensor characteristics</i> . Added <i>Table 41: UFBGA132 recommended footprint</i> Modified pins F9 for WLCSP104 package inside <i>Table 8:</i> STM32L151xE and STM32L152xE pin definitions



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

