# Section 7: Scheduling, Deadlock, Caches

## July 15, 2020

## Contents

1	Vocabulary	2
2	Scheduling 2.1 All Threads Must Die	
3	Deadlock	7
	Deadlock         3.1 Introduction	7
	3.2 Banker's Algorithm	
4	Caching	9
	4.1 Direct Mapped vs. Fully Associative Cache	9
	4.2 Two-way Set Associative Cache	9
	4.3 Average Read Time	
	4.4 Average Read Time with TLB	10

#### 1 Vocabulary

- **Deadlock** A case of starvation due to a cycle of waiting. Computer programs sharing the same resource effectively prevent each other from accessing the resource, causing both programs to cease to make progress.
- Banker's Algorithm A resource allocation and deadlock avoidance algorithm that tests for safety by simulating the allocation for predetermined maximum possible amounts of all resources, before deciding whether allocation should be allowed to continue.
- **Priority Inversion** If a higher priority thread is blocking on a resource (a lock, as far as you're concerned but it could be the Disk or other I/O device in practice) that a lower priority thread holds exclusive access to, the priorities are said to be inverted. The higher priority thread cannot continue until the lower priority thread releases the resource. This can be amended by implementing priority donation.
- **Priority Donation** If a thread attempts to acquire a resource (lock) that is currently being held, it donates its effective priority to the holder of that resource. This must be done recursively until a thread holding no locks is found, even if the current thread has a lower priority than the current resource holder. (Think about what would happen if you didn't do this and a third thread with higher priority than either of the two current ones donates to the original donor.) Each thread's effective priority becomes the max of all donated priorities and its original priority.

- Cache A repository for copies that can be accessed more quickly than the original. Caches are good when the frequent case is frequent *enough* and the infrequent case is not too expensive. Caching ensures locality in two ways: temporal (time), keeping recently accessed data items 'saved', and spatial (space), since we often bring in contiguous blocks of data to the cache upon a cache miss.
- **AMAT** Average Memory Access Time: a key measure for cache performance. The formula is (Hit Rate x Hit Time) + (Miss Rate x Miss Time) where Hit Rate + Miss Rate = 1.
- Compulsory Miss The miss that occurs on the first reference to a block. This also happens with a 'cold' cache or a process migration. There's essentially nothing that you can do about this type of miss, but over the course of time, compulsory misses become insignificant compared to all the other memory accesses that occur.
- Capacity Miss The miss that occurs when the cache can't contain all the blocks that the program accesses. One solution for capacity misses is increasing the cache size.
- Conflict Miss The miss that occurs when multiple memory locations are mapped to the same cache location (i.e a collision occurs). In order to prevent conflict misses, you should either increase the cache size or increase the associativity of the cache. These technically do not exist in virtual memory, since we use fully-associative caches.
- Coherence Miss Coherence misses are caused by external processors or I/O devices that update what's in memory (i.e invalidates the previously cached data).
- Tag Bits used to identify the block should match the block's address. If no candidates match, cache reports a cache miss.
- Index Bits used to find where to look up candidates in the cache. We must make sure the tag matches before reporting a cache hit.
- Offset Bits used for data selection (the byte offset in the block). These are generally the lowestorder bits.
- **Direct Mapped Cache** For a  $2^N$  byte cache, the uppermost (32 N) bits are the cache tag; the lowest M bits are the byte select (offset) bits where the block size is  $2^M$ . In a direct mapped cache, there is only one entry in the cache that could possibly have a matching block.
- N-way Set Associative Cache N directly mapped caches operate in parallel. The index is used to select a set from the cache, then N tags are checked against the input tag in parallel. Essentially, within each set there are N candidate cache blocks to be checked. The number of sets is X / N where X is the number of blocks held in the cache.
- Fully Associative Cache N-way set associative cache, where N is the number of blocks held in the cache. Any entry can hold any block. An index is no longer needed. We compare cache tags from all cache entries against the input tag in parallel.

### 2 Scheduling

#### 2.1 All Threads Must Die

You have three threads with the associated priorities shown below. They each run the functions with their respective names. Assume upon execution all threads are initially unblocked and begin at the top of their code blocks. The operating system runs with a preemptive priority scheduler. You may assume that set\_priority commands are atomic.

```
Tyrion: 4
Ned: 5
Gandalf: 11
Note: The following uses references to Pintos locks and data structures.
struct list braceYourself;
                               // pintos list. Assume it's already initialized and populated.
struct lock midTerm;
                               // pintos lock. Already initialized.
struct lock isComing;
void tyrion(){
    thread_set_priority(12);
    lock_acquire(&midTerm);
    lock_release(&midTerm);
    thread_exit();
}
void ned(){
    lock_acquire(&midTerm);
    lock_acquire(&isComing);
    list_remove(list_head(braceYourself));
    lock_release(&midTerm);
    lock_release(&isComing);
    thread_exit();
}
void gandalf(){
    lock_acquire(&isComing);
    thread_set_priority(3);
    while (thread_get_priority() < 11) {</pre>
        printf("YOU .. SHALL NOT .. PAAASS!!!!!!);
        timer_sleep(20);
    }
    lock_release(&isComing);
    thread_exit();
}
```

	output of this progree lines in the order in			onation? Trace the	program execution
		•			
of the three thr	output and order of eads and two locks pointers, etc) to imp	that shows ho	w you would use	e data structures a	

2.2 Advanced Scheduling
In what sense is CFS completely fair?
How do we easily implement Lottery scheduling?
Is Stride scheduling prone to starvation?
In Stride scheduling, if a job is more urgent, should it be assigned a larger stride or a smaller stride?

## 3 Deadlock

3.1	Introduction
What	are the four requirements for Deadlock?
What	is starvation and what is deadlock? How are they different?

### 3.2 Banker's Algorithm

Suppose we have the following resources: A, B, C and threads T1, T2, T3 and T4. The total number of each resource as well as the current/max allocations for each thread are as follows:

Total							
A	С						
7	8	9					

	С	urre	nt	Max			
T/R	A	В	С	A	В	С	
T1	0	2	2	4	3	3	
T2	2	2	1	3	6	9	
Т3	3	0	4	3	1	5	
T4	1	3	1	3	3	4	

Is the system in a safe state? If so, show a non-blocking sequence of thread executions.

]	Repeat the previous question if the total number of C instances is 8 instead of 9.

#### Caching 4

#### Direct Mapped vs. Fully Associative Cache 4.1

An big data startup has just hired you to help design their new memory system for a byte-addressable system. Suppose the virtual and physical memory address space is 32 bits with a 4KB page size.

First, you create 1) a direct mapped cache and 2) a fully associative cache of the same size that uses an LRU replacement policy. You run a few tests and realize that the fully associative cache performs much worse than the direct mapped cache does. What's a possible access pattern that could cause this to happen? 4.2 Two-way Set Associative Cache Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. How would you split a given virtual address into its tag, index, and offset numbers?

## 4.3 Average Read Time

You finish	building	the cache,	and you	want t	o show	your	boss	that	there	was a	a significant	impro	vement
in average	read tim	ie.											

in average read time.
Suppose your system uses a two level page table to translate virtual addresses, and your system uses
the cache for the translation tables and data. Each memory access takes 50ns, the cache lookup time is
5ns, and your cache hit rate is 90%. What is the average time to read a location from memory?
4.4. A. D. 1.001.D.
4.4 Average Read Time with TLB
In addition to the cache, you add a TLB to aid you in memory accesses, with an access time of 10ns.
Assuming the TLB hit rate is 95%, what is the average read time for a memory operation? You should
use the answer from the previous question for your calculations.
abe the allower from the provious question for your calculations.