

Head First into GloballSel


Or: How to delete SelectionDAG in 100* easy commits

Porting to GloballSel


- What is the structure of a GloballSel backend?
- How can we test an implementation in progress?
- Where can we split up and parallelize work?
- What do we need to do next?




A Simple Backend









A Simple Backend



A Simple Backend








A Simple Backend

- Working through the BPF backend as a reference
- 1 Register class, 1 Legal type, 1 Calling convention
- Will refer to AArch64 as necessary for illustrating complexity



Anatomy of GloballSel

irtranslator

legalizer

regbankselect

instruction-select

Anatomy of GloballSel

irtranslator — CallLowering

legalizer — LegalizerInfo

regbankselect — RegBankInfo

instruction-select — InstructionSelector

Implementing GloballSel

Wire up GISel ——— TargetMachine/SubTarget

irtranslator — CallLowering

regbankselect — RegBankInfo

legalizer — LegalizerInfo

instruction-select — InstructionSelector



- GISel tests target a single pass in the pipeline
- Test passes using -run-pass and mir files
- 11c emits MIR when told to -stop-after machine passes
- Use -simplify-mir to generate human-editable output



MIR Example

```
define i32 @double(i32 %x) {
    %y = add i32 %x, %x
    ret i32 %y
}
```



MIR Example

```
name: double
legalized: false
regBankSelected: false
body:
  bb.0:
    liveins: %r1, %r2
   %1:_(s64) = COPY %r1
   %0:_(s32) = G_TRUNC %1(s64)
   %2:_(s32) = G_ADD %0, %0
   r0 = COPY %2(s32)
   RET implicit %r0
```

llc -global-isel -march=bpf -stop-after=irtranslator -simplify-mir



Virtual Registers

```
%1:_(s64) = COPY %r1
%1:<bank>(s64) = COPY %r1
%1:<class> = COPY %r1
```

VReg constraints change throughout the pipeline

MIR Testing

```
; CHECK: [[CP:%[0-9]+]]:_(s64) = COPY %r1
; CHECK: [[TR:%[0-9]+]]:_(s32) = G_TRUNC [[CP]](s64)
; CHECK: [[ADD:%[0-9]+]]:_(s32) = G_ADD [[TR]], [[TR]]
%1:_(s64) = COPY %r1
%0:_(s32) = G_TRUNC %1(s64)
%2:_(s32) = G_ADD %0, %0
```

Don't match register numbers directly



Wire up GISel ——— TargetMachine/SubTarget

irtranslator ——— CallLowering

regbankselect ———RegBankInfo

legalizer — LegalizerInfo

instruction-select — InstructionSelector

Subtarget Setup

```
BPFSubtarget : BPFGenSubtargetInfo

getCallLowering(...)
getRegBankInfo(...)
getLegalizerInfo(...)
getInstructionSelector(...)
```

Override GloballSel API getters by backing with unique_ptrs

Initialize GloballSel

```
extern "C" void LLVMInitializeBPFTarget() {
    //
    auto PR = PassRegistry::getPassRegistry();
    initializeGlobalISel(*PR);
}
```

Initialize GloballSel Passes

```
addIRTranslator(...)
addLegalizeMachineIR(...)
addRegBankSelect(...)
addGlobalInstructionSelect(...)
```

Implement the hooks to provide the required passes

Initialize GloballSel Passes

```
BPFPassConfig : TargetPassConfig

addIRTranslator(...)
addLegalizeMachineIR(...)
addRegBankSelect(...)
addGlobalInstructionSelect(...)
addPreLegalizeMachineIR(...)
addPreRegBankSelect(...)
addPreGlobalInstructionSelect(...)
```

Optionally add extra passes in between

Build System Bookkeeping

- Update CMakeLists.txt with each .cpp file we add
- Add the GloballSel dependency to LLVMBuild.txt
- When we add .td files, also add tablegen targets

```
define void @f() {
  ret void
}
```

```
llc
                            0x00000001076873f8 llvm::sys::PrintStackTrace(llvm::raw_ostream&) + 40
1 llc
                            0x0000000107687ab6 SignalHandler(int) + 470
2 libsystem_platform.dylib 0x00007fff730f3f5a _sigtramp + 26
  libsystem_platform.dylib 0x0000000111a8b250 _sigtramp + 2660856592
                            0x0000000106e1a2a4 llvm::MachineFunctionPass::runOnFunction(llvm::Function&) + 180
4 llc
                            0x00000001070ecc5d llvm::FPPassManager::runOnFunction(llvm::Function&) + 509
5 llc
6 llc
                            0x00000001070eced3 llvm::FPPassManager::runOnModule(llvm::Module&) + 67
                            0x00000001070ed410 llvm::legacy::PassManagerImpl::run(llvm::Module&) + 944
7 llc
8 llc
                            0x0000000105e69813 compileModule(char**, llvm::LLVMContext&) + 10499
                            0x0000000105e66c5b main + 1419
9 llc
10 libdyld.dylib
                           0x00007fff72e73145 start + 1
Stack dump:
        Program arguments: llc -o - -global-isel -march=bpf -stop-after=irtranslator test.ll
0.
        Running pass 'Function Pass Manager' on module '/Users/bogner/tmp/t.ll'.
1.
        Running pass 'IRTranslator' on function '@f'
segmentation fault
```



The IR Translator

Wiring up GISel ——— TargetMachine/SubTarget

irtranslator ——— CallLowering

regbankselect ——— RegBankInfo

legalizer — LegalizerInfo

instruction-select — InstructionSelector

Call Lowering

```
BPFCallLowering : CallLowering

lowerReturn( )
lowerFormalArguments( )
lowerCall( )
```

```
IRTranslator Uses CallLowering
```

Sketch Call Lowering

```
bool BPFCallLowering::lowerReturn(
    MachineIRBuilder &MIRBuilder,
    const Value *Val, unsigned VReg) const {
    if (VReg)
        return false;
    MIRBuilder.buildInstr(BPF::RET);
    return true;
}
```


```
define void @f() {
  ret void
}
```

```
name: test_void
body: |
bb.0:
RET
```

```
; CHECK: name: f
; CHECK: RET
define void @f() {
  ret void
}
```

Value Handlers

- Arg handling is mostly uniform
- Decide where the arg/return goes
- Exact details vary
- ValueHandler abstracts differences





Value Handlers

```
BPFHandler : ValueHandler
```

```
getStackAddress(...)
assignValueToAddress(...)
assignValueToReg(...)
```

BPF Calling Convention

```
// Promote ints to i64.
CCIfType<[ i8, i16, i32 ], CCPromoteToType<i64>>,

// Pass args in registers.
CCIfType<[i64], CCAssignToReg<[ R1, R2, R3, R4, R5 ]>>,
```

We'll ignore stack handling

Argument Handling

FormalArgHandler: BPFHandler

assignValueToReg(. .)

Argument Handling

Argument Handling

Sizes match

%ValVReg:_(s32) = COPY PhysReg

Argument Handling

Extended Assign

 $%tmp:_(s64) = COPY PhysReg$

Argument Handling

Extended Assign

```
%tmp:_(s64) = COPY PhysReg
%ValVReg:_(s32) = G_TRUNC %tmp(s64)
```

Argument Handling

Extended Assign

```
%tmp:_(s64) = COPY PhysReg
%ValVReg:_(s32) = G_TRUNC %tmp(s64)
```

```
bool BPFCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder,
                                           const Function &F,
                                           ArrayRef<unsigned> VRegs) {
  SmallVector<ArgInfo, 8> InArgs;
  unsigned i = 0;
  for (auto &Arg : F.args()) {
    ArgInfo OrigArg{VRegs[i], Arg.getType()};
    setArgFlags(OrigArg, i + AttributeList::FirstArgIndex, DL, F);
    InArgs.push_back(OrigArg);
    ++i;
  FormalArgHandler Handler(MIRBuilder, MRI, CC_BPF64);
  return handleAssignments(MIRBuilder, InArgs, Handler);
```

```
bool BPFCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder,
                                           const Function &F,
                                           ArrayRef<unsigned> VRegs) {
  SmallVector<ArgInfo, 8> InArgs;
  unsigned i = 0;
  for (auto &Arg : F.args()) {
   ArgInfo OrigArg{VRegs[i], Arg.getType()};
    setArgFlags(OrigArg, i + AttributeList::FirstArgIndex, DL, F);
    InArgs.push_back(OrigArg);
   ++i;
  FormalArgHandler Handler(MIRBuilder, MRI, CC_BPF64);
  return handleAssignments(MIRBuilder, InArgs, Handler);
```

```
bool BPFCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder,
                                           const Function &F,
                                           ArrayRef<unsigned> VRegs) {
  SmallVector<ArgInfo, 8> InArgs;
  unsigned i = 0;
  for (auto &Arg : F.args()) {
   ArgInfo OrigArg{VRegs[i], Arg.getType()};
    setArgFlags(OrigArg, i + AttributeList::FirstArgIndex, DL, F);
    InArgs.push_back(OrigArg);
   ++i;
  FormalArgHandler Handler(MIRBuilder, MRI, CC_BPF64);
  return handleAssignments(MIRBuilder, InArgs, Handler);
```

```
bool BPFCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder,
                                           const Function &F,
                                           ArrayRef<unsigned> VRegs) {
  SmallVector<ArgInfo, 8> InArgs;
  unsigned i = 0;
  for (auto &Arg : F.args()) {
   ArgInfo OrigArg{VRegs[i], Arg.getType()};
    setArgFlags(OrigArg, i + AttributeList::FirstArgIndex, DL, F);
    InArgs.push_back(OrigArg);
    ++i;
  FormalArgHandler Handler(MIRBuilder, MRI, CC_BPF64);
  return handleAssignments(MIRBuilder, InArgs, Handler);
```

```
bool BPFCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder,
                                           const Function &F,
                                           ArrayRef<unsigned> VRegs) {
  SmallVector<ArgInfo, 8> InArgs;
  unsigned i = 0;
  for (auto &Arg : F.args()) {
   ArgInfo OrigArg{VRegs[i], Arg.getType()};
    setArgFlags(OrigArg, i + AttributeList::FirstArgIndex, DL, F);
    InArgs.push_back(OrigArg);
   ++i;
  FormalArgHandler Handler(MIRBuilder, MRI, CC_BPF64);
  return handleAssignments(MIRBuilder, InArgs, Handler);
```

```
bool BPFCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder,
                                           const Function &F,
                                           ArrayRef<unsigned> VRegs) {
  SmallVector<ArgInfo, 8> InArgs;
  unsigned i = 0;
  for (auto &Arg : F.args()) {
    ArgInfo OrigArg{VRegs[i], Arg.getType()};
    setArgFlags(OrigArg, i + AttributeList::FirstArgIndex, DL, F);
    InArgs.push_back(OrigArg);
    ++i;
  FormalArgHandler Handler(MIRBuilder, MRI, CC_BPF64);
  return handleAssignments(MIRBuilder, InArgs, Handler);
```

Test Lowering

```
; CHECK: [[IN:%[0-9]+]]:_(s64) = COPY %r1
; CHECK: RET
define void @f(i64 %a) {
  ret void
}
```

llc -global-isel -march=bpf -stop-after=irtranslator

Test Lowering

```
; CHECK: [[CP:%[0-9]+]]:_(s64) = COPY %r1
; CHECK: [[IN:%[0-9]+]]:_(s32) = G_TRUNC [[CP]]
; CHECK: RET
define void @f(i32 %a) {
  ret void
}
```

llc -global-isel -march=bpf -stop-after=irtranslator











```
%0:_(s64) = COPY %r1
...G_ADD...
...

InsertPt ------
RET
```

return Success;

```
bool BPFCallLowering::lowerReturn(MachineIRBuilder &MIRBuilder,
                                  const Value *Val, unsigned VReg) {
                                                                                             %0:_(s64) = COPY %r1
  auto MIB = MIRBuilder.buildInstrNoInsert(BPF::RET);
                                                                                                 ...G_ADD...
  bool Success = true;
  if (VReg) {
                                                                                         %1:_(s64) = G_ANYEXT %VReg
    ArgInfo OrigArg{VReg, Val->getType()};
                                                                                               %r0 = COPY %1
                                                                        InsertPt -
    setArgFlags(OrigArg, AttributeList::ReturnIndex, DL, F);
                                                                      RET implicit %r0
    OutgoingHandler Handler(MIRBuilder, MRI, RetCC_BPF64, MIB);
    Success = handleAssignments(MIRBuilder, {OrigArg}, Handler);
 MIRBuilder.insertInstr(MIB);
```

return Success;

```
%0:_(s64) = COPY %r1
...G_ADD...
...
%1:_(s64) = G_ANYEXT %VReg
%r0 = COPY %1
BPF::RET implicit %r0
```

Test Arg Lowering

```
; CHECK: [[IN:%[0-9]+]]:_(s64) = COPY %r1
; CHECK: %r0 = COPY [[IN]]
; CHECK: RET implicit %r0
define i64 @f(i64 %a) {
  ret i64 %a
}
```

llc -global-isel -march=bpf -stop-after=irtranslator

Test Arg Lowering

```
; CHECK: [[TMP:%[0-9]+]]:_(s64) = COPY %r1
; CHECK: [[IN:%[0-9]+]]:_(s32) = G_TRUNC [[TMP]]
; CHECK: [[EXT:%[0-9]+]]:_(s64) = G_ANYEXT [[IN]]
; CHECK: %r0 = COPY [[EXT]]
define i32 @f(i32 %a) {
   ret i32 %a
}
```

llc -global-isel -march=bpf -stop-after=irtranslator



Register Banks

Wiring up GISel ——— TargetMachine/SubTarget

irtranslator — CallLowering

regbankselect ——— RegBankInfo

legalizer — LegalizerInfo

instruction-select — InstructionSelector



Register Banks


- Group register classes, ignoring size and type
- Different banks imply transferring values is costly
- A typical split is general purpose vs floating point

Define Register Banks

def AnyGPRRegBank : RegisterBank<"AnyGPR", [GPR]>;

Define a bank for BPF's GPRs in BPFRegisterBanks.td

More Register Classes



AArch64 is a good example with more register classes

AArch64 Register Banks

GPR

GPR32

GPR32sp

GPR32common

GPR32sponly

GPR32all

GPR64

GPR64sp

GPR64common

GPR64sponly

GPR64all

tcGPR64

FPR

FPR8

FPR16

FPR32

FPR64

FPR128

DD

DDD

DDDD

QQ

QQQ

QQQQ

CC

CCR

AArch64 Register Banks

```
/// General Purpose Registers: W, X.
def GPRRegBank : RegisterBank<"GPR", [GPR64all]>;

/// Floating Point/Vector Registers: B, H, S, D, Q.
def FPRRegBank : RegisterBank<"FPR", [QQQQ]>;

/// Conditional register: NZCV.
def CCRegBank : RegisterBank<"CC", [CCR]>;
```

We only need to specify the largest register class to define each bank

Generated Bank Info

```
class BPFGenRegisterBankInfo : public RegisterBankInfo {
protected:
#define GET_TARGET_REGBANK_CLASS
#include "BPFGenRegisterBank.inc"
};
```

Register Bank Mapping

```
BPFRegisterBankInfo : BPFGenRegisterBankInfo
```

```
getRegBankFromRegClass(...)
getInstrMapping(...)
getInstrAlternativeMappings(...)
```

Register Bank Mapping

```
BPFRegisterBankInfo : BPFGenRegisterBankInfo
```

```
getRegBankFromRegClass(...)
getInstrMapping(...)
getInstrAlternativeMappings(...)
```

Given a register class, return the register bank

Register Bank Mapping

```
BPFRegisterBankInfo : BPFGenRegisterBankInfo
```

```
getRegBankFromRegClass(...)
getInstrMapping(...)
getInstrAlternativeMappings(...)
```



getInstrMapping

```
const auto &Mapping = getInstrMappingImpl(MI);
if (Mapping.isValid())
  return Mapping;
```

Leverage getInstrMappingImpl to handle generic instructions

getInstrMapping

```
SmallVector<const ValueMapping *, 8> ValMappings(NumOperands);
for (unsigned Idx = 0; Idx < NumOperands; ++Idx) {
   if (MI.getOperand(Idx).isReg()) {
     LLT Ty = MRI.getType(MI.getOperand(Idx).getReg());
     auto Size = Ty.getSizeInBits();
     ValMappings[Idx] = &getValueMapping(0, Size, BPF::AnyGPRRegBank);
}</pre>
```

Map each operand to an appropriate bank for target instructions

Test Bank Selection

```
; CHECK-LABEL: name: defaultMapping
; CHECK: %[[CP:[0-9]+]]:anygpr(s64) = COPY %r1
; CHECK: %[[ADD:[0-9]+]]:anygpr(s64) = G_ADD %[[CP]], %[[CP]]
%0:_(s64) = COPY %r1
%1:_(s64) = G_ADD %0, %0
```

llc -march=bpf -global-isel -run-pass=regbankselect

getInstrAlternativeMappings

In AArch64, 32 and 64-bit "or" map equally well on FPR or GPR

getInstrAlternativeMappings

In AArch64, 32 and 64-bit "or" map equally well on FPR or GPR

getInstrAlternativeMappings

In AArch64, 32 and 64-bit "or" map equally well on FPR or GPR



Legalizer

Wiring up GISel ——— TargetMachine/SubTarget

irtranslator — CallLowering

regbankselect ———RegBankInfo

legalizer — LegalizerInfo


instruction-select — InstructionSelector

Legalizer

- Transform gMIR into *legal* instructions
- Legal is defined as
 - Selectable by target
 - Operating on vregs that can be loaded/stored
 - No SelectionDAG like type legalization



Legalization



Helpers for Common Operations

```
setAction({G_ADD, s64}, Legal); // Want 64 bit Dest %2:_(s64) = G_ADD %0, %1
setAction({G_ADD, s32}, WidenScalar); %3:_(s32) = ...
%4:_(s32) = G_ADD %3, %3
```

```
setAction({G_ADD, s64}, Legal); // Want 64 bit Dest

setAction({G_ADD, s32}, WidenScalar);

%3:_(s32) = ...

%4:_(s32) = G_ADD %3, %3
```

```
setAction({G_ADD, s64}, Legal); // Want 64 bit Dest %2:_(s64) = G_ADD %0, %1

setAction({G_ADD, s32}, WidenScalar); %3:_(s32) = ...
%5:_(s64) = G_ANYEXT %3(s32)
%6:_(s64) = G_ADD %5, %5
```

Legalization in BPF

- Set LegalizerAction in the constructor.
- Implement *legalizeCustom* for custom hook if required.



```
BPFLegalizerInfo::BPFLegalizerInfo() {
 using namespace TargetOpcode;
 const LLT p0 = LLT::pointer(0, 64);
 const LLT s32 = LLT::scalar(32);
 const LLT s64 = LLT::scalar(64);
 for (auto Ty : {p0, s1, s8, s16, s32, s64})
    setAction({G_IMPLICIT_DEF, Ty}, Legal);
  setAction({G_PHI, s64}, Legal);
  for (auto Ty : {s1, s8, s16, s32})
    setAction({G_PHI, Ty}, WidenScalar);
  computeTables();
```



```
BPFLegalizerInfo::BPFLegalizerInfo() {
 using namespace TargetOpcode;
 const LLT p0 = LLT::pointer(0, 64);
 // ...
 const LLT s32 = LLT::scalar(32);
 const LLT s64 = LLT::scalar(64);
 for (auto Ty : {p0, s1, s8, s16, s32, s64})
    setAction({G_IMPLICIT_DEF, Ty}, Legal);
  setAction({G_PHI, s64}, Legal);
  for (auto Ty : {s1, s8, s16, s32})
    setAction({G_PHI, Ty}, WidenScalar);
  computeTables();
```



```
BPFLegalizerInfo::BPFLegalizerInfo() {
 using namespace TargetOpcode;
 const LLT p0 = LLT::pointer(0, 64);
 const LLT s32 = LLT::scalar(32);
 const LLT s64 = LLT::scalar(64);
  for (auto Ty : {p0, s1, s8, s16, s32, s64})
    setAction({G_IMPLICIT_DEF, Ty}, Legal);
  setAction({G_PHI, s64}, Legal);
  for (auto Ty : {s1, s8, s16, s32})
    setAction({G_PHI, Ty}, WidenScalar);
  computeTables();
```



```
BPFLegalizerInfo::BPFLegalizerInfo() {
 using namespace TargetOpcode;
 const LLT p0 = LLT::pointer(0, 64);
 const LLT s32 = LLT::scalar(32);
 const LLT s64 = LLT::scalar(64);
 for (auto Ty : {p0, s1, s8, s16, s32, s64})
    setAction({G_IMPLICIT_DEF, Ty}, Legal);
  setAction({G_PHI, s64}, Legal);
  for (auto Ty : {s1, s8, s16, s32})
    setAction({G_PHI, Ty}, WidenScalar);
  computeTables();
```



```
BPFLegalizerInfo::BPFLegalizerInfo() {
 using namespace TargetOpcode;
 const LLT p0 = LLT::pointer(0, 64);
 const LLT s32 = LLT::scalar(32);
 const LLT s64 = LLT::scalar(64);
 for (auto Ty : {p0, s1, s8, s16, s32, s64})
    setAction({G_IMPLICIT_DEF, Ty}, Legal);
  setAction({G_PHI, s64}, Legal);
  for (auto Ty : {s1, s8, s16, s32})
    setAction({G_PHI, Ty}, WidenScalar);
  computeTables();
```

Test Legalizer

```
; CHECK: [[IN:%[0-9]+]]:_(s64) = COPY %r1
; CHECK: %r0 = COPY [[IN]]
; CHECK: RET implicit %r0
%0:_(s64) = COPY %r1
%r0 = COPY %0(s64)
RET implicit %r0
```

Ilc -march=bpf -global-isel -run-pass=legalizer



Test Legalizer

```
%0:_(s64) = COPY %r1
%1:_(s64) = G_ADD %0, %0
%r0 = COPY %1(s64)
RET implicit %r0
```

LLVM ERROR: unable to legalize instruction



```
setAction({G_ADD, s64}, Legal);
for (const auto &Ty : {s1, s8, s16, s32})
  setAction({G_ADD, Ty}, WidenScalar);
```



```
setAction({G_ADD, s64}, Legal);
for (const auto &Ty : {s1, s8, s16, s32})
  setAction({G_ADD, Ty}, WidenScalar);
```



Test Legalizer

```
; CHECK: [[ADD:%[0-9]+]]:_(s64) = G_ADD
%0:_(s64) = COPY %r1
%1:_(s64) = G_ADD %0, %0
%r0 = COPY %1(s64)
RET implicit %r0
```



Test Legalizer

```
; CHECK: [[ADD:%[0-9]+]]:_(s64) = G_ADD
%0:_(s64) = COPY %r1
%1:_(s32) = G_TRUNC %0
%2:_(s32) = G_ADD %1, %1
;
```

- Implement legalizeCustom method
- Specify LegalizationAction as Custom
- Legalize G_SELECT into pseudo instruction (BPF_SELECT_CC)

```
%2:_(s64) = G_ICMP <pred>, %0(s64), %1(s64)
%3:_(s1) = G_TRUNC %2(s64)
%4:_(s64) = G_SELECT %3(s1), %5(s64), %6
```

```
%4:_(s64) = BPF_SELECT_CC %0, %1,
```

```
%2:_(s64) = G_ICMP     %2:_(s64) = G_TRUNC %2(s64)
%3:_(s1) = G_TRUNC %2(s64)
%4:_(s64) = G_SELECT %3(s1), %5(s64), %6
```

%4:_(s64) = BPF_SELECT_CC %0, %1, <

```
setAction({G_SELECT, 1, s1}, Legal);
for (const auto &Ty : {s1, s8, s16, s32})
  setAction({G_SELECT, Ty}, WidenScalar);
setAction({G_SELECT, s64}, Custom);
```

```
bool BPFLegalizerInfo::legalizeCustom(...) {
    switch (MI.getOpcode()) {
    default:
        llvm_unreachable("Illegal Opcode");
    case TargetOpcode::G_SELECT:
        return legalizeCustomSelect(MI, MRI, MIRBuilder);
    }
}
```



```
bool BPFLegalizerInfo::legalizeCustomSelect(
    MachineInstr &MI, MachineRegisterInfo &MRI,
    MachineIRBuilder &MIRBuilder) const {

    // ...
}
```



```
MachineOperand &Op0 = MI.getOperand(0);
LLT DstTy = MRI.getType(Op0.getReg());
MachineOperand &CmpOp = MI.getOperand(1);
MachineOperand &Res1 = MI.getOperand(2);
MachineOperand &Res2 = MI.getOperand(3);
```

```
%2:_(s64) = G_ICMP %2:_(s64) = G_ICMP %3:_(s1) = G_TRUNC %2(s64)
%4:_(s64) = G_SELECT %3(s1), %5(s64), %6
```



```
MachineOperand &Op0 = MI.getOperand(0);
LLT DstTy = MRI.getType(Op0.getReg());
MachineOperand &CmpOp = MI.getOperand(1);
MachineOperand &Res1 = MI.getOperand(2);
MachineOperand &Res2 = MI.getOperand(3);
```

```
MachineInstr *DefMI = MRI.getVRegDef(CmpOp.getReg());
if (DefMI->getOpcode() == TargetOpcode::G_TRUNC)
   DefMI = MRI.getVRegDef(DefMI->getOperand(1).getReg());
if (DefMI->getOpcode() != TargetOpcode::G_ICMP)
   return false;
```

```
MachineInstr *DefMI = MRI.getVRegDef(CmpOp.getReg());
if (DefMI->getOpcode() == TargetOpcode::G_TRUNC)
   DefMI = MRI.getVRegDef(DefMI->getOperand(1).getReg());
if (DefMI->getOpcode() != TargetOpcode::G_ICMP)
   return false;
```

```
MachineInstr *DefMI = MRI.getVRegDef(CmpOp.getReg());
if (DefMI->getOpcode() == TargetOpcode::G_TRUNC)
  DefMI = MRI.getVRegDef(DefMI->getOperand(1).getReg());
if (DefMI->getOpcode() != TargetOpcode::G_ICMP)
  return false;
```

```
MachineInstr *DefMI = MRI.getVRegDef(CmpOp.getReg());
if (DefMI->getOpcode() == TargetOpcode::G_TRUNC)
  DefMI = MRI.getVRegDef(DefMI->getOperand(1).getReg());
if (DefMI->getOpcode() != TargetOpcode::G_ICMP)
  return false;
```

```
MachineInstr *DefMI = MRI.getVRegDef(CmpOp.getReg());
if (DefMI->getOpcode() == TargetOpcode::G_TRUNC)
   DefMI = MRI.getVRegDef(DefMI->getOperand(1).getReg());
if (DefMI->getOpcode() != TargetOpcode::G_ICMP)
   return false;
```

```
MachineOperand &C1 = DefMI->getOperand(2);
MachineOperand &C2 = DefMI->getOperand(3);
MachineOperand &PredOp = DefMI->getOperand(1);
```

```
MachineOperand &C1 = DefMI->getOperand(2);
MachineOperand &C2 = DefMI->getOperand(3);
MachineOperand &PredOp = DefMI->getOperand(1);
```

```
%2:_(s64) = G_ICMP <pred>, %0(s64), %1(s64)
%3:_(s1) = G_TRUNC %2(s64)
%4:_(s64) = G_SELECT %3(s1), %5(s64), %6
```

```
MachineOperand &C1 = DefMI->getOperand(2);
MachineOperand &C2 = DefMI->getOperand(3);
MachineOperand &PredOp = DefMI->getOperand(1);
```

```
// Get the dest reg
unsigned DstReg = MI.getOperand(0).getReg();
MIRBuilder.setInstr(MI);
```

```
%2:_(s64) = G_ICMP %2:_(s64) = G_ICMP %3:_(s1) = G_TRUNC %2(s64)
%4:_(s64) = G_SELECT %3(s1), %5(s64), %6
```



```
// Get the dest reg
unsigned DstReg = MI.getOperand(0).getReg();
MIRBuilder.setInstr(MI);
```

```
%2:_(s64) = G_ICMP %2:_(s64) = G_TRUNC %2(s64)
%3:_(s1) = G_TRUNC %2(s64)
%4:_(s64) = G_SELECT %3(s1), %5(s64), %6
```



```
// Get the dest reg
unsigned DstReg = MI.getOperand(0).getReg();
MIRBuilder.setInstr(MI);
```



```
auto Cst = MIRBuilder.buildConstant(
    DstTy, (unsigned)PredKind);
```



MI.eraseFromParent();

```
%2:_(s64) = G_ICMP <pred>, %0(s64), %1(s64)
%3:_(s1) = G_TRUNC %2(s64)
%7:_(s64) = G_CONSTANT pred_kind

InsertPt 

%4:_(s64) = BPF_SELECT_CC, %0(s64), %1, %7(s64), %5, %6
%4:_(s64) = G_SELECT %3(s1), %5(s64), %6
```



MI.eraseFromParent();

```
%2:_(s64) = G_ICMP <pred>, %0(s64), %1(s64)
%3:_(s1) = G_TRUNC %2(s64)
%7:_(s64) = G_CONSTANT pred_kind

InsertPt $\infty \ %4:_(s64) = BPF_SELECT_CC, %0(s64), %1, %7(s64), %5, %6
```



return true;

Test Custom Legalization

```
; CHECK-LABEL: name: checkcmplegal
; CHECK: [[A:%[0-9]+]]:_(s64) = COPY %r1
; CHECK: [[B:%[0-9]+]]:_(s64) = COPY %r2
; CHECK: [[CST:%[0-9]+]]:_(s64) = G_CONSTANT
; CHECK: [[R:%[0-9]+]]: anygpr(s64) = BPF_SELECT_CC [[A]](s64), [[B]], [[CST]], [[A]], [[B]]
; CHECK: %r0 = COPY [[R]]
%2:_(s64) = COPY %r1
%3:_(s64) = COPY %r2
%4:_(s64) = G_ICMP intpred(sgt), %2(s64), %3
5:(s1) = G_TRUNC %4(s64)
%6:_(s64) = G_SELECT %5(s1), %2(s64), %3
%r0 = COPY %5(s64)
RET implicit %r0
```



- ✓ Incrementally add instructions and write small targeted tests
- √ Always use MachinelRBuilder for building instructions
- X Don't erase any other instruction besides the current
- X Do not allow legality to be conditional

Instruction Selector

Wiring up GISel ——— TargetMachine/SubTarget

irtranslator ——— CallLowering

regbankselect ———RegBankInfo

legalizer — LegalizerInfo

instruction-select —— InstructionSelector

Instruction Selection

- Importing rules from SelectionDAG
 - Converting PatLeaf and ComplexPattern
 - Handling custom SDNodes
- What to do when the importer fails
 - Custom Selection

Instruction Selection

Implement select and use the tablegen-erated select Impl


Implement select

```
bool BPFInstructionSelector::select(MachineInstr &I) const {
    // Ignore COPY's: the register allocator will handle them.
    if (Opcode == TargetOpcode::COPY)
        return true;
    if (selectImpl(I))
        return true;
    return false;
}
```

Imported Rule Statistics



Initial Imports




Import Failures

```
$ rm lib/Target/BPF/BPFGenGlobalISel.inc*
$ ninja -v lib/Target/BPF/BPFGenGlobalISel.inc
$ llvm-tblgen -gen-global-isel ... --warn-on-skipped-patterns

Included from lib/Target/BPF/BPF.td:15:
lib/Target/BPF/BPFInstrInfo.td:352:1: warning: Skipped pattern: Src pattern root isn't a trivial operator ...
def STW : STOREi64<0x0, "u32", truncstorei32>;
```

Import Failures



- No equivalent Instruction (BPFISD::BR_CC)
- Src pattern child has predicate
- Src pattern root isn't a trivial operator
- Src pattern results and Dst MI defs differ
- No equivalent Instruction (BPFISD::CALL)
- Others

def i64immSExt32 : PatLeaf<i64, [{return isInt<32>(N->getSExtValue());}]>;

Src pattern child has predicate (i64immSExt32)

```
def i64immSExt32 : PatLeaf<i64, [{return isInt<32>(N->getSExtValue());}]>;
```

Use int64 t instead of SDNode

def i64immSExt32 : ImmLeaf<i64, [{return isInt<32>(Imm);}]>;

```
def BPF_CC_EQ : PatLeaf<i64, [{return N->getZExtValue() == ISD::SETEQ;}]>;
```

Src pattern child has predicate (BPF_CC_EQ)

```
def BPF_CC_EQ : PatLeaf<i64, [{return N->getZExtValue() == ISD::SETEQ;}]>;
```

```
def BPF_CC_EQ : IntImmLeaf<i64, [{return Imm->getZExtValue() == ISD::SETEQ;}]>;
```


Use APInt instead of SDNode

Test Instruction Selection

```
; CHECK: %{{[0-9]}}:gpr = LD_imm64 1234
%0:anygpr(s64) = G_CONSTANT i64 1234
%r0 = COPY %0(s64)
```

llc -march=bpf -global-isel -run-pass=instruction-select






Map Custom ISD Nodes

Pattern operator lacks an equivalent Instruction (BPFISD::BR_CC)


Map Custom ISD Nodes

Pattern operator lacks an equivalent Instruction (BPFISD::SELECT_CC)

Map Custom ISD Nodes



Import Failures



- Src pattern root isn't a trivial operator
- Src pattern results and dst MI defs are different
- No equivalent Instruction (BPFISD::CALL)
- Unable to deduce gMIR opcode to handle Src
- ComplexPattern (ADDRri) not mapped
- Others

Import ComplexPattern




Patterns To Match



Cases To Handle



G_FRAME_INDEX




G_FRAME_INDEX

```
%0 = INST <0ps>, %fixedstack.0, i64 0
```



Base + Offset




isBaseWithConstantOffset(Root, MRI)



Base + Offset

```
%0 = INST <0ps>, %1, i64 simm16
```

G_GLOBAL_VALUE



return None;



Any Pointer

%Root



Any Pointer

```
%0 = INST <0ps>, %Root, i64 0
```

Common Predicates


```
isBaseWithConstantOffset(...)
  isOperandImmEqual(...)
  isObviouslySafeToFold(...)
```



Good Practices

- X Don't modify MIR in the predicate
- Capture locals by value in a renderer lambda
- ✓ Only create instructions in a renderer lambda

Import ComplexPattern





known ssues

[sz]extload/extload/truncstore/atomic-load/atomic-store in development



Known Issues

warning: Dst pattern child isn't a leaf node or an MBB

Development for multiple instruction emission will start soon



Rule Priority

```
bool BPFInstructionSelector::select(MachineInstr &I) const {
    // ...
```

```
if (selectImpl(I))
  return true;

// ...
return false;
```

Rule Priority

```
bool BPFInstructionSelector::select(MachineInstr &I) const {
    // ...
```

```
if (selectImpl(I))
  return true;

// Implement (G_AND $dst, $src1, (G_CONSTANT i64 0xfffffff) here?

// ...
return false;
```

Rule Priority

```
bool BPFInstructionSelector::select(MachineInstr &I) const {
 // Implement (G_AND $dst, $src1, (G_CONSTANT i64 0xffffffff) here
 if (selectImpl(I)) // Contains (G_AND $dst, $src1, $src2)
    return true;
  return false;
```

Test Custom Selection

```
; CHECK: %[[T0:[0-9]+]]:gpr = COPY %r0
; CHECK: %[[T1:[0-9]+]]:gpr = SLL_ri %[[T0]], 32
; CHECK: %[[T2:[0-9]+]]:gpr = SRL_ri %[[T1]], 32
; CHECK: %r0 = COPY %[[T2]]
liveins: %r0
%0:anygpr(s64) = COPY %r0
%1:anygpr(s64) = G_CONSTANT i64 4294967295
%2:anygpr(s64) = G_AND %0, %1
%r0 = COPY %2(s64)
```

llc -march=bpf -global-isel -run-pass=instruction-select

```
if (Opcode == TargetOpcode::G_AND) {
   MachineOperand *Dst = &I.getOperand(0);
   MachineOperand *LHS = &I.getOperand(1);
   MachineOperand *RHS = &I.getOperand(2);
```

```
%0:anygpr = G_CONSTANT i64 0xfffffff
%dst:anygpr = G_AND %src:anygpr, %0
```

```
%0:anygpr = G_CONSTANT i64 0xfffffff
%dst:anygpr = G_AND %src:anygpr, %0
```

```
bool LHSIsMask = isOperandImmEqual(*LHS, 0xffffffff, MRI);
if (LHSIsMask)
    std::swap(LHS, RHS);
if (LHSIsMask || isOperandImmEqual(*RHS, 0xffffffff, MRI)) {
```

```
%0:anygpr = G_CONSTANT i64 0xfffffff
%dst:anygpr = G_AND %src:anygpr, %0
```

```
%0:anygpr = G_CONSTANT i64 0xfffffff
%dst:anygpr = G_AND %src:anygpr, %0
%1:gpr = SLL_ri %src:gpr, i64 32
```

```
%0:anygpr = G_CONSTANT i64 0xffffffff
%dst:anygpr = G_AND %src:anygpr, %0
%1:gpr = SLL_ri %src:gpr, i64 32
%dst:gpr = SRL_ri %1, i64 32
```



```
I.eraseFromParent();
return true;
```

```
%0:anygpr = G_CONSTANT i64 0xfffffff
%dst:anygpr = G_AND %src:anygpr, %0
%1:gpr = SLL_ri %src:gpr, i64 32
%dst:gpr = SRL_ri %1, i64 32
```




Dead code is automatically cleared away

```
%0:anygpr = G_CONSTANT i64 0xffffffff
%1:gpr = SLL_ri %src:gpr, i64 32
%dst:gpr = SRL_ri %1, i64 32
```



What's Left?





Questions?

