technology from seed

Verifying Optimizations using SMT Solvers

Nuno Lopes





Why verify optimizations?



- Catch bugs before they even exist
- Corner cases are hard to debug
- Time spent in additional verification step pays off
- Technology available today, with more to follow





"Beware of bugs in the above code; I have only proved it correct, not tried it"

Donald Knuth, 1977







- SAT/SMT Solvers
- InstCombine
- Assembly
- ConstantRange
- Future developments







- SAT/SMT Solvers
- InstCombine
- Assembly
- ConstantRange
- Future developments



SAT Solvers



- A SAT solver takes a Boolean formula as input:
 - $-(a \lor b \lor c) \land (\neg b \lor c)$
- And returns:
 - SAT, if the formula is satisfiable
 - UNSAT, if the formula is unsatisfiable
- If SAT, we also get a model:
 - -a = true, b = false, c = false

SMT Solvers



- Generalization of SAT solvers
- Variables can take other domains:
 - Booleans
 - Bit-vectors
 - Reals (linear / non-linear)
 - Integers (linear / non-linear)
 - Arrays
 - Data types
 - Floating point
 - Uninterpreted functions (UFs)
 - **–** ...



Available SMT Solvers



- Boolector
- CVC4
- MathSAT 5
- STP
- Z3 (<u>http://rise4fun.com/Z3/</u>)



Bit-Vector Theory



- Operations between bit-vector variables:
 - Add/Sub/Mul/Div/Rem
 - Shift and rotate
 - Zero/sign extend
 - Bitwise And/or/neg/not/nand/xor/...
 - Comparison: ge/le/...
 - Concat and extract
- Includes sign/unsigned variants
- Variables of **fixed** bit width



Bit-vector theory: example



- Let's prove that the following are equivalent:
 - -(x-1)&x=0
 - x&(-x) = x
- Thinking SMT:
 - "Both formulas give the same result for all x"
 - "There isn't a value for x such that the result of the formulas differs"



Example in SMT-LIB 2



```
(declare-fun x () ( BitVec 32))
(assert (not (=
  x \& (x-1) == 0
  (= (bvand x (bvsub x #x0000001)) #x00000000)
  ; X \& (-X) == X
  (= (bvand x (bvneg x)) x))
) ) )
                         > unsat
(check-sat)
```



Example: really testing for power of 2?



```
(declare-fun x () ( BitVec 4))
(assert (not (=
  x \& (x-1) == 0
  (= (bvand x (bvsub x #x1)) #x0)
  x == 1 \text{ or } x == 2 \text{ or } x == 4 \text{ or } x == 8
  (or (= x #x1) (= x #x2) (= x #x4) (= x #x8))
) ) )
                    > sat
(check-sat)
                    > (model
                         (define-fun x () ( BitVec 4)
(get-model)
                            \# \times 0)
```

http://rise4fun.com/Z3/qGl2







- SAT/SMT Solvers
- InstCombine
- Assembly
- ConstantRange
- Future developments



InstCombine



- Optimizes sequences of instructions
- Perfect target for verification with SMT solvers



InstCombine Example



;
$$(A \land -1) \& (1 << B) != 0$$

%neg = xor i32 %A, -1
%shl = shl i32 1, %B
%and = and i32 %neg, %shl
%cmp = icmp ne i32 %and, 0

InstCombine Example



```
(declare-fun A () ( BitVec 32))
(declare-fun B () ( BitVec 32))
(assert (not (=
  ; (1 << B) & (A ^-1) != 0
  (not (= (bvand (bvshl #x0000001 B)
                  (b) > sat
                    > (model
                         (define-fun A () ( BitVec 32)
  ; (1 << B) & A ==
                          #x0000000)
  (= (bvand (bvshl
                         (define-fun B () ( BitVec 32)
) ) )
                          #x00020007)
(check-sat)
```

http://rise4fun.com/Z3/OmRP



InstCombine Example



```
(declare-fun A () ( BitVec 32))
(declare-fun B () ( BitVec 32))
(assert (bvule B #x000001F))
(assert (not (=
  (1 << B) & (A ^-1) != 0
  (not (= (bvand (bvshl \#x00000001 B)
                 (bvxor A #xfffffffff)) #x0000000))
  (1 << B) & A == 0
  (= (bvand (bvshl #x0000001 B) A) #x00000000)
) ) )
                        > unsat
(check-sat)
```

http://rise4fun.com/Z3/pj2B







- SAT/SMT Solvers
- InstCombine
- Assembly
- ConstantRange
- Future developments



IR to Assembly



PR16426: poor code for multiple __builtin_*_overflow()

```
// returns x * y + z
// 17 instructions on X86
unsigned foo(unsigned x, unsigned y, unsigned z) {
  unsigned res;
  if (__builtin_umul_overflow(x, y, &res) |
       __builtin_uadd_overflow(res, z, &res)) {
    return 0;
  }
  return res;
}
```



PR16426: IR



```
define i32 foo(i32 %x, i32 %y, i32 %z) {
entry:
  %0 = call \{ i32, i1 \}  @llvm.umul.with.overflow.i32(i32 %x, i32 %y)
  %1 = extractvalue { i32, i1 } %0, 1
  %2 = \text{extractvalue} \{ i32, i1 \} %0, 0 \}
  %3 = call \{ i32, i1 \}  @llvm.uadd.with.overflow.i32(i32 %2, i32 %z)
  %4 = \text{extractvalue} \{ i32, i1 \} %3, 1
  % or 3 = or i1 % 1, % 4
  br i1 %or3, label %return, label %if.end
if.end:
  %5 = \text{extractvalue} \{ i32, i1 \} %3, 0 \}
 br label %return
return:
  %retval.0 = phi i32 [ %5, %if.end ], [ 0, %entry ]
  ret i32 %retval.0
```



PR16426: Current X86 Assembly (17 instructions)



```
foo:
# BB#0:
                                       # %entry
       pushl %esi
       movl 8(%esp), %eax
       mull
               12 (%esp)
       pushfl
       popl
               %esi
       addl 16(%esp), %eax
       setb %dl
       xorl %ecx, %ecx
       pushl
              %esi
       popfl
       jo
               .LBB0 3
# BB#1:
                                       # %entry
       testb
               %dl, %dl
       jne
               .LBB0 3
# BB#2:
                                       # %if.end
       movl
               %eax, %ecx
.LBB0 3:
                                       # %return
       movl
               %ecx, %eax
       popl
               %esi
       ret
```

PR16426: Proposed X86 Assembly (8 instructions)



```
movl 8(%esp), %eax
      mull 12(%esp)
       addl 16(%esp), %eax
      adcl %edx, %edx
       jne .LBB0 1
.LBB0 2:
       # result already in EAX
       ret
.LBB0 1:
       xorl %eax, %eax
             .LBB0 2
       jmp
```



PR16426: Michael says my proposal has a bug



```
movl 8(%esp), %eax
      mull 12(%esp)
      addl 16(%esp), %eax
       adcl 0, %edx
       jne .LBB0 1
.LBB0 2:
       # result already in EAX
       ret
.LBB0 1:
       xorl %eax, %eax
       jmp .LBB0 2
```





```
; movl 8(%esp), %eax
; mull 12(%esp)

(assert (let ((mul (bvmul ((_ zero_extend 32) x) ((_ zero_extend 32) y)))))

(and
    (= EAX ((_ extract 31 0) mul))
    (= EDX ((_ extract 63 32) mul))
)))
```





```
; adcl %edx, %edx
(assert (and
    (= EDX2 (bvadd EDX EDX ((_ zero_extend 31) CF)))
    (= ZF (= EDX2 #x00000000))
```



```
jne .LBB0 1 # Jump if ZF=0
.LBB0 2:
       ret
.LBB0 1:
       xorl %eax, %eax
       jmp
               .LBB0 2
(assert (= asm result
  (ite ZF EAX2 #x0000000)
) )
```

PR16426: IR in SMT



```
(assert (= llvm result
  (let ((overflow
    (or (byugt
          (bvmul (( zero extend 32) x)
                  (( zero extend 32) y))
          #x0000000FFFFFFF)
        (bvuqt
          (bvadd ((_ zero extend 4) (bvmul x y))
                  (( zero extend 4) z))
          #xOFFFFFFFF)))))
    (ite overflow \#x00000000 (bvadd (bvmul x y) z)))
) )
```

PR16426: Correctness



```
(declare-fun x () ( BitVec 32))
(declare-fun y () ( BitVec 32))
(declare-fun z () ( BitVec 32))
(assert (not (=
 asm result
 llvm result
) ) )
(check-sat)
(get-model)
```

http://rise4fun.com/Z3/VIxt







- SAT/SMT Solvers
- InstCombine
- Assembly
- ConstantRange
- Future developments



ConstantRange



- Data-structure that represents ranges of integers with overflow semantics (i.e., bit-vectors)
 - [0,5) from 0 to 4
 - [5,2) from 5 to INT_MAX or from 0 to 1
- Used by Lazy Value Info (LVI), and Correlated Value Propagation (CVP)
- Several bugs in the past (correctness and optimality)



ConstantRange::signExtend()



- 8 lines of C++
- Is it correct?

```
442 /// signExtend - Return a new range in the specified integer type, which must
443 /// be strictly larger than the current type. The returned range will
444 /// correspond to the possible range of values as if the source range had been
445 /// sign extended.
446 ConstantRange ConstantRange::signExtend(uint32 t DstTySize) const {
     if (isEmptySet()) return ConstantRange(DstTySize, /*isFullSet=*/false);
447
448
449
     unsigned SrcTySize = getBitWidth();
450
     assert(SrcTySize < DstTySize && "Not a value extension");
451
     if (isFullSet() || isSignWrappedSet()) {
452
        return ConstantRange (APInt::getHighBitsSet (DstTySize, DstTySize-SrcTySize+1),
453
                             APInt::getLowBitsSet(DstTySize, SrcTySize-1) + 1);
454
455
456
      return ConstantRange(Lower.sext(DstTySize), Upper.sext(DstTySize));
457
```



Auxiliary definitions in SMT



```
(define-sort Integer () ( BitVec 32))
(define-sort Interval () ( BitVec 64))
(define-sort Interval2 () ( BitVec 72))
(define-fun L ((I Interval)) Integer
  (( extract 63 32) I))
(define-fun H ((I Interval)) Integer
  (( extract 31 0) I))
(define-fun isFullSet ((I Interval)) Bool
  (and (= (L I) (H I)) (= (L I) #xFFFFFFFF)))
```

signExtend() in SMT



```
(define-fun signExtend ((I Interval)) Interval2
   (ite
      (isEmptySet I)
      EmptySet
      (ite (or (isFullSet I) (isSignWrappedSet I))
         (getInterval #xF8000000
                               (bvadd #x07FFFFFFF #x00000001))
         (getInterval (( sign extend 4) (L I))
                               (( sign extend 4) (H I)))
                            446 | ConstantRange ConstantRange::signExtend(uint32 t DstTySize) const {
                                if (isEmptySet()) return ConstantRange(DstTySize, /*isFullSet=*/false);
                                unsigned SrcTySize = getBitWidth();
                                assert(SrcTySize < DstTySize && "Not a value extension");
                                if (isFullSet() || isSignWrappedSet()) {
                                  return ConstantRange (APInt::qetHighBitsSet (DstTySize, DstTySize-SrcTySize+1),
                                                 APInt::getLowBitsSet(DstTySize, SrcTySize-1) + 1);
                            454
                                return ConstantRange(Lower.sext(DstTySize), Upper.sext(DstTySize));
```

Correctness of signExtend()



```
(declare-fun n () Integer)
(declare-fun N () Interval)
(assert
  (and
    (contains n N)
    (not (contains2 (( sign extend 4) n)
                     (signExtend N)))
(check-sat)
                          > unsat
```

http://rise4fun.com/Z3/wLFX



Optimality of signExtend()



- It's correct, cool, but...
- Does signExtend() always returns the tightest range?
- Or are we missing optimization opportunities?



Optimality of signExtend() in SMT



```
(declare-fun N () Interval)
(declare-fun R () Interval2)
(assert (bvult (getSetSize R)
                (getSetSize (signExtend N))))
(assert
                    > sat
  (forall ((n Intege
                       (model
                         (define-fun N () ( BitVec 64)
    (=> (contains n
                           #x8000010080000000)
      (contains2 ((
                         (define-fun R () ( BitVec 72)
 ) )
                           #xe010000004009e0d04)
(check-sat-using qfbv)
```

http://rise4fun.com/Z3/wLFX



Debugging with SMT models



```
(eval (L N))
(eval (H N))
(eval (L2 R))
(eval (H2 R))
(eval (L2 (signExtend N)))
(eval (H2 (signExtend N)))
```

```
#x80000100

#x8000000

#xe01000000

#x4009e0d04

#xf80000100

#xf80000000
```

Optimality of signExtend() Fixed



http://rise4fun.com/Z3/4p19s http://rise4fun.com/Z3/OGAW







- SAT/SMT Solvers
- InstCombine
- Assembly
- ConstantRange
- Future developments



Future work



- Automatic translation from *.cpp to *.smt2
- Recursive functions in SMT (Horn clauses)
- Floating point in SMT (for OpenCL?)
- Verify more complex stuff (SCEV, ...?)
- Termination checking: do InstCombine and LegalizeDAG (and other canonicalization passes) terminate for all inputs?



Conclusion



- Software verification technology (namely SMT solvers) is ready to verify some parts of compilers
- InstCombine, DAG Combiner, LegalizeDAG, etc can be verified today
- Ideal for answering "What if I do this change..?" questions
- Syntax of SMT-LIB 2:
 - Bit-vectors: http://smtlib.cs.uiowa.edu/logics/QF_BV.smt2
 - Arrays: http://smtlib.cs.uiowa.edu/theories/ArraysEx.smt2
 - Floating point: https://groups.google.com/forum/#!forum/smt-fp
- Stack Overflow: #smt, #z3



Trip sponsored by:







