

# Automatic Generation of LLVM Backends from LISA Using Processor Designer



Jeroen Dobbelaere, Synopsys, Inc.





### Custom scheduler takes care of hazards and multiple delay slots Example: A load (lw) has its result available after 5 cycles

- A branch (jmp) has 3 delay slots

```
extern int table[];
int partialAdd(int* table, int a1, int a2)
 return table[3]+table[5]+a1+a2;
```

#### Results in:


```
.text
      .globl partialAdd
      .type partialAdd,@function
partialAdd:
(0) lw R3 , R0 , 12
 (1) lw RO, RO, 20


    hazard resolution


(3) jmp r31
     add R1, R2, R1
 (5) Vadd R1, R1, R3 → 3 delay slots
 (6) ♥ add R0, R1, R0
_tmp0:
      .size partialAdd, tmp0- partialAdd
```

## LLVM Compiler Generation Flow

- LISA contains the description
- LLVM GUI:
- helps with creating annotations
- provides overview of patterns, machine instructions, intrinsic functions, ...
- Custom LLVM optimization passes can easily be added







- Based on LISA description, the backend is generated
- Generated backend is embedded in Clang/LLVM
- Compiler is built for the new target...
- ...and is used to build the C/C++ and support libraries. - Also from LISA, the cycle-accurate simulator and other software tools are built automatically
- Sanity tests are performed to verify that LLVM annotations and instruction behavior are in sync
- Benchmarks are run on the cycle-accurate simulator to verify the effect of changes in the architecture and/or LLVM annotations
- Fast round-trip time allows testing of multiple variants per hour

#### **ASIP\*** Characteristics:

- Open pipelines with hazards and multiple delay slots.
- Non-standard register size (eg. 20bit)
- Non-byte memory addressing
- Predication: symmetric and asymmetric
- SIMD, VLIW, floating point, fixed point
- Multiple memory spaces
  - \*Application Specific Instruction-set Processor