



A Unified Debug Server for Deeply Embedded Systems and LLDB

Simon Cook










```
class ExampleTarget : public Target {
public:
  // Timers
  uint64_t getCycleCount() const;
  uint64_t getInstrCount() const;
  // Read-write memory and registers
  std::size_t readRegister(const int reg,
                           uint_reg_t &value);
  std::size t writeRegister(const int reg,
                           const uint reg t value);
  std::size_t read(const uint addr t addr,
                   uint8_t *buffer,
                   const std::size_t size);
  std::size_t write(const uint addr t addr,
                    const uint8_t *buffer,
                    const std::size_t size);
  // Execution control
  bool prepare(const std::vector<ResumeType> &actions);
  bool resume(void) override:
  WaitRes wait(std::vector<ResumeRes> &results);
};
```





```
std::size t
LockstepTarget::readRegister(const int reg,
                      uint reg t &value) {
 uint reg t vL;
 uint reg t vR;
  std::size_t rL = _l->readRegister(reg, vL);
  std::size_t rR = _r->readRegister(reg, vR);
  // Report inconsistency server side.
 if ((rL != rR) || (vL != vR))
    std::cerr << "Lockstep error: register"</pre>
              << " inconsistency."
              << std::endl:
 // TODO: Allow this to be configured.
  // For now we just choose the left value
 // since readRegister cannot fail.
 value = vL;
  return rL:
```




Lockstep

```
$ lldb
(lldb) gdb-remote 51000
Process 1 stopped
* thread #1, stop reason = signal SIGTRAP
frame #0: 0x0001015c
-> 0x1015c: addi a5, zero, 5
0x10160: mv t6, a5
0x10164: mv a5, zero
0x10168: mv a0, a5
(lldb) si
Process 1 stopped
* thread #1, stop reason = instruction step into
frame #0: 0x00010160
-> 0x10160: mv t6. a5
0x10164: mv a5, zero
0x10168: mv a0, a5
0x1016c: lw s0, 12(sp)
(lldb) si
Process 1 stopped
* thread #1, stop reason = signal SIGSYS
frame #0: 0x00010164
-> 0x10164: mv a5, zero
0x10168: mv a0, a5
0x1016c: lw s0, 12(sp)
0x10170: addi sp, sp, 16
```

```
(lldb) register read --all
general:
x0 = 0x00000000
                                 x31 not shown, since both
x1 = 0x000100d8
                                 targets disagree on value
x2 = 0xfffffff0
x3 = 0x00011da8
< ... >
x28 = 0 \times 000000000
x29 = 0 \times 000000000
x30 = 0x00000000
pc = 0 \times 00010164
1 registers were unavailable.
lockstep-left:
x31-left = 0x00000005 	←
32 registers were unavailable.
lockstep-right:
x31-right = 0x000000004 \leftarrow
32 registers were unavailable.
               both targets x31 shown, allowing
                 investigation into divergence
                                                      EMBECOSI
```

SIGSYS returned, indicating divergence







Questions?

www.embecosm.com

