Global Instruction Selection Status

Ahmed Bougacha Quentin Colombet Tim Northover LLVM DevMeeting November 2016 San Jose, CA

Global ISel Recap

Initial Proposal:

http://lists.llvm.org/pipermail/llvm-dev/2015-November/092566.html

Overview SelectionDAG

LLVM IR → SelectionDAGISel → MachineInstr

LLVM IR →

→ MachineInstr

Overview SelectionDAG

SelectionDAGBuilder

FastISeI

→ SDNode → Select

DAGCombiner

Legalize*

Schedule

→ MachineInstr

Overview Global ISel

Overview Global ISel

Generic MachineInstr

MachineInstr

IRTranslator

IRTranslator

• LLVM IR to generic (G) MachineInstr

```
%2(_,s1) = G_LOAD %0(_,p0)
```

LLVM IR to generic (G) MachineInstr

```
%2(_,s1) = G_LOAD %0(_,p0)
```

• LLVM IR to generic (G) MachineInstr: G_ADD, G_PTRTOINT

```
%2(_,s1) = G_LOAD %0(_,p0)
```

- LLVM IR to generic (G) MachineInstr
- Virtual registers have a type

IRTranslator

```
<2 \times i32>* %addr2) {
%tmp0 = load i1, i1* %addr1
```

```
%2(\_,s1) = G_LOAD %0(\_,p0)
```

- LLVM IR to generic (G) MachineInstr
- Virtual registers have a type: LowLevelType (LLT): Replacement of EVT

Scalar: s#bit s8, s32 <#lane x s#bit> $<2 \times 58>$, $<3 \times 548>$ Vector: p0, p256 p#addrspace Pointer:

```
%2(_,s1) = G_LOAD %0(_,p0)
```

- LLVM IR to generic (G) MachineInstr
- Virtual registers have a type
- Virtual registers might not have a register class

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%2(_,s1) = G_LOAD %0(_,p0)
```

- LLVM IR to generic (G) MachineInstr
- Virtual registers have a type
- Virtual registers might not have a register class
- ABI lowering

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%2(_,s1) = G_LOAD %0(_,p0)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

- LLVM IR to generic (G) MachineInstr
- Virtual registers have a type
- Virtual registers might not have a register class
- ABI lowering

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%2(_,s1) = G_LOAD %0(_,p0)

%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

- LLVM IR to generic (G) MachineInstr
- Virtual registers have a type
- Virtual registers might not have a register class
- ABI lowering

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%2(_,s1) = G_LOAD %0(_,p0)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

- LLVM IR to generic (G) MachineInstr
- Virtual registers have a type
- Virtual registers might not have a register class
- ABI lowering

Legalizer

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%2(_,s1) = G_LOAD %0(_,p0)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```


Legalizer

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%2(_,s1) = G_LOAD %0(_,p0)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

Legalizer

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%2(_,s1) = G_LOAD %0(_,p0)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

Legalizer

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%8(_,s8) = G_LOAD %0(_,p0)
%2(_,s1) = G_TRUNC %8(_,s8)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

Legalizer

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%8(_,s8) = G_LOAD %0(_,p0)
%2(_,s1) = G_TRUNC %8(_,s8)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

RegBankSelect

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%8(_,s8) = G_LOAD %0(_,p0)
%2(_,s1) = G_TRUNC %8(_,s8)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```


RegBankSelect

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%8(_,s8) = G_LOAD %0(_,p0)
%2(_,s1) = G_TRUNC %8(_,s8)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

RegBankSelect

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%8(_,s8) = G_LOAD %0(_,p0)
%2(_,s1) = G_TRUNC %8(_,s8)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

RegBankSelect

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%8(_,s8) = G_LOAD %0(_,p0)
%2(_,s1) = G_TRUNC %8(_,s8)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(_,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

RegBankSelect

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%8(_,s8) = G_LOAD %0(_,p0)
%2(_,s1) = G_TRUNC %8(_,s8)
%3(_,s64) = G_ZEXT %2(_,s1)
%4(_,<2 x s32>) = G_BITCAST %3(_,s64)
%5(FPR,<2 x s32>) = G_LOAD %1(_,p0)
%6(_,<2 x s32>) = G_OR %4, %5
%7(_,s64) = G_BITCAST %6(_,<2 x s32>)
%x0 = COPY %7(_,s64)
RET_ReallyLR implicit %x0
```

RegBankSelect

```
%0(GPR,p0) = COPY %x0
%1(GPR,p0) = COPY %x1
%8(GPR,s8) = G_LOAD %0(GPR,p0)
%2(GPR,s1) = G_TRUNC %8(GPR,s8)
%3(GPR,s64) = G_ZEXT %2(GPR,s1)
%4(FPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(FPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(FPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(FPR,<2 x s32>)
%x0 = COPY %7(GPR,s64)
RET_ReallyLR implicit %x0
```

RegBankSelect

```
%0(GPR,p0) = COPY %x0
%1(GPR,p0) = COPY %x1
%8(GPR,s8) = G_LOAD %0(GPR,p0)
%2(GPR,s1) = G_TRUNC %8(GPR,s8)
%3(GPR,s64) = G_ZEXT %2(GPR,s1)
%4(FPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(FPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(FPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(FPR,<2 x s32>)
%x0 = COPY %7(GPR,s64)
RET_ReallyLR implicit %x0
```

RegBankSelect

```
%0(GPR,p0) = COPY %x0
%1(GPR,p0) = COPY %x1
%8(GPR,s8) = G_LOAD %0(GPR,p0)
%2(GPR,s1) = G_TRUNC %8(GPR,s8)
%3(GPR,s64) = G_ZEXT %2(GPR,s1)
%4(GPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(GPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(GPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(GPR,<2 x s32>)
%x0 = COPY %7(GPR,s64)
RET_ReallyLR implicit %x0
```

RegBankSelect

```
%0(GPR,p0) = COPY %x0
%1(GPR,p0) = COPY %x1
%8(GPR,s8) = G_LOAD %0(GPR,p0)
%2(GPR,s1) = G_TRUNC %8(GPR,s8)
%3(GPR,s64) = G_ZEXT %2(GPR,s1)
%4(GPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(GPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(GPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(GPR,<2 x s32>)
%x0 = COPY %7(GPR,s64)
RET_ReallyLR implicit %x0
```

Assigns register banks

20,55 ARCAS

InstructionSelect

```
%0(GPR,p0) = COPY %x0
%1(GPR,p0) = COPY %x1
%8(GPR,s8) = G_LOAD %0(GPR,p0)
%2(GPR,s1) = G_TRUNC %8(GPR,s8)
%3(GPR,s64) = G_ZEXT %2(GPR,s1)
%4(FPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(FPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(FPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(FPR,<2 x s32>)
%x0 = COPY %7(GPR,s64)
RET_ReallyLR implicit %x0
```

InstructionSelect

```
%0(GPR,p0) = COPY %x0
%1(GPR,p0) = COPY %x1
%8(GPR,s8) = G_LOAD %0(GPR,p0)
%2(GPR,s1) = G_TRUNC %8(GPR,s8)
%3(GPR,s64) = G_ZEXT %2(GPR,s1)
%4(FPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(FPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(FPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(FPR,<2 x s32>)
%x0 = COPY %7(GPR,s64)
RET_ReallyLR implicit %x0
```

InstructionSelect

```
%0(GPR,p0) = COPY %x0
%1(GPR,p0) = COPY %x1
%8 = LDRBBui %0, 0
%2(GPR,s1) = G_TRUNC %8(GPR,s8)
%3(GPR,s64) = G_ZEXT %2(GPR,s1)
%4(FPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(FPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(FPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(FPR,<2 x s32>)
%x0 = COPY %7(GPR,s64)
RET_ReallyLR implicit %x0
```

InstructionSelect

```
%0 = COPY %x0
%1 = COPY %x1
%8 = LDRBBui %0, 0
%2 = COPY %8
%9 = SUBREG_TO_REG 0, %2, 15
%3 = UBFMXri %9, 0, 0
%4 = COPY %3
%5 = LDRDui %1, 0
%6 = ORRv8i8 %4, %5
%7 = COPY %6
%x0 = COPY %7
RET_ReallyLR implicit %x0
```

InstructionSelect

```
%0 = COPY %x0
%1 = COPY %x1
%8 = LDRBBui %0, 0
%2 = COPY %8
%9 = SUBREG_TO_REG 0, %2, 15
%3 = UBFMXri %9, 0, 0
%4 = COPY %3
%5 = LDRDui %1, 0
%6 = ORRv8i8 %4, %5
%7 = COPY %6
%x0 = COPY %7
RET_ReallyLR implicit %x0
```

InstructionSelect

```
%0 = COPY %x0
%1 = COPY %x1
%8 = LDRBBui %0, 0
%2 = COPY %8
%9 = SUBREG_TO_REG 0, %2, 15
%3 = UBFMXri %9, 0, 0
%4(FPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(FPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(FPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(FPR,<2 x s32>)
%x0 = COPY %7
RET_ReallyLR implicit %x0
```

Generic MachineInstr to MachineInstr

InstructionSelect


```
%0 = COPY %x0
%1 = COPY %x1
%8 = LDRBBui %0, 0
%2 = COPY %8
%9 = SUBREG_TO_REG 0, %2, 15
%3 = UBFMXri %9, 0, 0
%4(GPR,<2 x s32>) = G_BITCAST %3(GPR,s64)
%5(GPR,<2 x s32>) = G_LOAD %1(GPR,p0)
%6(GPR,<2 x s32>) = G_OR %4, %5
%7(GPR,s64) = G_BITCAST %6(GPR,<2 x s32>)
%x0 = COPY %7
RET_ReallyLR implicit %x0
```

Generic MachineInstr to MachineInstr


InstructionSelect

```
%0 = COPY %x0
%1 = COPY %x1
%8 = LDRBBui %0, 0
%2 = COPY %8
%9 = SUBREG_TO_REG 0, %2, 15
%3 = UBFMXri %9, 0, 0
%4 = COPY %3
%5 = LDRXui %1, 0
%6 = ORRXrr %4, %5
%7 = COPY %6
%x0 = COPY %7
RET_ReallyLR implicit %x0
```






- 1. Proof-of-concept
 - Perform the translation
 - ✓ Lower the ABI
 - Support simple instructions



- 1. Proof-of-concept
 - Perform the translation
 - ✓ Lower the ABI
 - Support simple instructions
- 2. Basic selector
 - Abort or fallback to SDAG on illegal ops
 - Selector patterns written in C++
 - Simple bank selection





- 1. Proof-of-concept
 - ✓ Perform the translation
 - ✓ Lower the ABI
 - Support simple instructions
- 2. Basic selector
 - Abort or fallback to SDAG on illegal ops
 - Selector patterns written in C++
 - Simple bank selection
- 3. Simple legalization
 - Scalar operations
 - Some vector operations





Global ISel In Depth


Global ISel In Depth Testability






















\$ llc -run-pass <PassName>






































State expressed in the IR







Global ISel In Depth

Passes

Global ISel In Depth

Passes: IRTranslator

IRTranslator

• IRTranslator: Target independent translation



- IRTranslator: Target independent translation
- CallLowering: Provide hooks for ABI lowering

CallLowering

A GRILL WAS

CallLowering

```
PAGE PA
```

CallLowering

```
ARGAIL VO.
```

PAGE TO

IRTranslator CallLowering

lowerFormalArguments(Function, VRegs[])

PACA, PO

IRTranslator CallLowering

lowerFormalArguments(Function, VRegs[])

```
\%0(\_,p0) = COPY \%x0
\%1(\_,p0) = COPY \%x1
```

PAGE PO

```
lowerFormalArguments(Function, VRegs[])
```

```
\%0(\_,p0) = COPY \%x0
\%1(\_,p0) = COPY \%x1
```

PAGA, PO

```
lowerFormalArguments(Function, VRegs[])
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
```

PACH PO

IRTranslator CallLowering

lowerFormalArguments(Function, VRegs[])

```
\%0(_,p0) = COPY \%x0
\%1(_,p0) = COPY \%x1
```

PAGE NO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
```

```
\%0(\_,p0) = COPY \%x0
\%1(\_,p0) = COPY \%x1
```

PAGE PO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
```

PAGA, PO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
```

PAGE PO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
```

PAGE PO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
```

PACA PO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
```

PAGE PO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
lowerReturn(Value, VReg)
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
```

PAGE PA

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
lowerReturn(Value, VReg)
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
%x0 = COPY %2(_,s64)
RET_ReallyLR implicit %x0
```

PAGE PO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
lowerReturn(Value, VReg)
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
%x0 = COPY %2(_,s64)
RET_ReallyLR implicit %x0
```

PAGA, PO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
lowerReturn(Value, VReg)
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
%x0 = COPY %2(_,s64)
RET_ReallyLR implicit %x0
```

PAGE PA

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
lowerReturn(Value, VReg)
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
%x0 = COPY %2(_,s64)
RET_ReallyLR implicit %x0
```

PAGE TO

```
lowerFormalArguments(Function, VRegs[])
lowerCall(Call, ResVReg, ArgVRegs[])
lowerReturn(Value, VReg)
```

```
%0(_,p0) = COPY %x0
%1(_,p0) = COPY %x1
%x0 = COPY %0(_,p0)
%x1 = COPY %1(_,p0)
BL @bar, csr_aarch64_aapcs, implicit-defs...
%2(_,s64) = COPY %x0
%x0 = COPY %2(_,s64)
RET_ReallyLR implicit %x0
```

Aggregates

NO SON

Aggregates

```
%struct.AB = type {
```

Aggregates

Aggregates

%struct.AB = type { i32, **i**8 LLVM IR (Value) { i8 i32 SelectionDAG (SDValues)

i32

i8


NO CON

IRTranslator

Aggregates

GloballSel (vreg)		s64	
SelectionDAG (SDValues)	i32	i8	
LLVM IR (Value) {	i32	i8	
%struct.AB = type {	i32,	i8	

Aggregates



One scalar vreg for aggregate type


Aggregates

```
%struct.AB = type { i32, i8 LLVM IR (Value) { i32 i8 }

SelectionDAG (SDValues) i32 i8 GloballSel (vreg)
```

One scalar vreg for aggregate type


Aggregates




One scalar vreg for aggregate type

Express that some bits are garbage

Constants



Constants



Constants

```
[...]
%6(_,s64) = G_CONSTANT Cst
```

Constants

```
%6(_,s64) = G_CONSTANT Cst
[...]
%4(_,s64) = G_MUL %1, %6
[...]
%5(_,s64) = G_ADD %2, %6
[...]
```

Constants in entry block

Constants

```
%6(_,s64) = G_CONSTANT Cst
[...]
%4(_,s64) = G_MUL %1, %6
[...]
%5(_,s64) = G_ADD %2, %6
[...]
```

Constants in entry block

Investigate better constants placement

Constants

```
%6(_,s64) = G_CONSTANT Cst
[...]
%4(_,s64) = G_MUL %1, %6
[...]
%5(_,s64) = G_ADD %2, %6
[...]
```

Constants in entry block

Investigate better constants placement

Global ISel In Depth

Passes: Legalizer

Legalizer

• Legalizer Pass: Iterate and legalize



- Legalizer Pass: Iterate and legalize
- LegalizerInfo: Drive the legalization process



- Legalizer Pass: Iterate and legalize
- LegalizerInfo: Drive the legalization process
- LegalizerHelper: Implement the common legalization actions (NarrowScalar, Widen, etc.)

Legalizer LegalizerInfo

PAGITIA PAGA

Legalizer LegalizerInfo

ANGAIN AN

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGA, PA

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGA, PO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGA, PAO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGE PO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PACH! PO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGA, PO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGE AS

Legalizer Legalizer Info

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGA, PA

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGE TO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGA, PAO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGIT, PO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

ANGAIN AN

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PACH!

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...
%1(_,s1) = G_ICMP(eq) %0(_,s32), %0
%2(_,s16) = ...
%3(_,s1) = G_ICMP(eq) %2(_,s16), %2
```

PAGE PAGE

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...

%1(_,s1) = G_ICMP(eq) %0(_,s32), %0

%2(_,s16) = ...

%4(_,s32) = G_ZEXT %2(_,s16)

%3(_,s1) = G_ICMP(eq) %4(_,s32), %4
```

PAGE NO

Legalizer LegalizerInfo

```
setAction({s1, 0, Legal}, G_ICMP)
setAction({s32, 1, Legal}, G_ICMP)
setAction({s16, 1, WidenScalar}, G_ICMP)
```

```
%0(_,s32) = ...

%1(_,s1) = G_ICMP(eq) %0(_,s32), %0

%2(_,s16) = ...

%4(_,s32) = G_ZEXT %2(_,s16)

%3(_,s1) = G_ICMP(eq) %4(_,s32), %4
```

NO STON

Legalizer LegalizerInfo

NO CON

Legalizer LegalizerInfo

There are no illegal types, only illegal operations

Support non-power of 2 types

NO CON

Legalizer LegalizerInfo

- Support non-power of 2 types
- Infer legality from TableGen

Global ISel In Depth

Passes: RegBankSelect

RegBankSelect

RegBankSelect

RegBankSelect

• RegBankSelect: Main pass

- RegBankSelect: Main pass
 - Perform top-down register bank assignments

- RegBankSelect: Main pass
 - Perform top-down register bank assignments
 - Support two modes: Fast and Greedy

- RegBankSelect: Main pass
 - Perform top-down register bank assignments
 - Support two modes: Fast and Greedy
- Improve Greedy

- RegBankSelect: Main pass
 - Perform top-down register bank assignments
 - Support two modes: Fast and Greedy
- Improve Greedy
- Add a Global mode



- RegBankSelect: Main pass
 - Perform top-down register bank assignments
 - Support two modes: Fast and Greedy
- Improve Greedy
- Add a Global mode
- RegisterBankInfo: Provide RegisterBank related information

RegBankSelect RegisterBankInfo

addRegBankCoverage(RegBank, RegClass)

 Coverage of the RegisterClasses by the RegisterBanks

A PAGAIL

RegisterBankInfo RegisterBankInfo

ARGHI, PO

addRegBankCoverage(RegBank, RegClass)

FPRRegBank covers FPR32RegClass

Aban A

RegisterBankInfo

addRegBankCoverage(RegBank, RegClass)

FPRRegBank covers FPR32RegClass



ANGIN NO

RegBankSelect RegisterBankInfo

addRegBankCoverage(RegBank, RegClass)


FPRRegBank covers FPR32RegClass FPRRegBank covers FPR64RegClass



RegBankSelect RegisterBankInfo

addRegBankCoverage(RegBank, RegClass)


FPRRegBank covers FPR32RegClass FPRRegBank covers FPR64RegClass



RegBankSelect RegisterBankInfo

addRegBankCoverage(RegBank, RegClass)

 Coverage of the RegisterClasses by the RegisterBanks FPRRegBank covers FPR32RegClass FPRRegBank covers FPR64RegClass FPRRegBank covers QQQQRegClass



RegisterBankInfo

```
addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
```

 Coverage of the RegisterClasses by the RegisterBanks

A A A A

RegisterBankInfo

```
addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
```

- Coverage of the RegisterClasses by the RegisterBanks
- Cost of cross register bank copies

ARGHI, PO

PACIFIX PO

RegBankSelect RegisterBankInfo

```
addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
```

```
%0(RBDst,Size) = COPY %1(RBSrc,Size)
```

- Coverage of the RegisterClasses by the RegisterBanks
- Cost of cross register bank copies

RegisterBankInfo

addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
getInstrMapping(MachineInstr)

- Coverage of the RegisterClasses by the RegisterBanks
- Cost of cross register bank copies
- Mapping of the Instructions

PAGE TO

PAGE PA

RegBankSelect RegisterBankInfo

addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
getInstrMapping(MachineInstr)

 $%0(_,s64) = G_OR %1, %2$

- Coverage of the RegisterClasses by the RegisterBanks
- Cost of cross register bank copies
- Mapping of the Instructions

PAGE PA

RegisterBankInfo RegisterBankInfo

```
addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
getInstrMapping(MachineInstr)
```

- Coverage of the RegisterClasses by the RegisterBanks
- Cost of cross register bank copies
- Mapping of the Instructions

```
%0(_,s64) = G_OR %1, %2

{/*ID*/ DefaultMappingID,
  /*Cost*/ 1,
  /*Opd0*/ {[0,63], GPR},
  /*Opd1*/ {[0,63], GPR},
  /*Opd2*/ {[0,63], GPR}}
```

PAGA, PO

RegisterBankInfo

```
addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
getInstrMapping(MachineInstr)
getInstrAlternativeMappings(MachineInstr)
```

- Coverage of the RegisterClasses by the RegisterBanks
- Cost of cross register bank copies
- Mapping of the Instructions

```
%0(_,s64) = G_OR %1, %2

{/*ID*/ DefaultMappingID,
   /*Cost*/ 1,
   /*0pd0*/ {[0,63], GPR},
   /*0pd1*/ {[0,63], GPR},
   /*0pd2*/ {[0,63], GPR}}

{/*ID*/ VecOR,
   /*Cost*/ 1,
   /*0pd0*/ {[0,63], FPR},
   /*0pd1*/ {[0,63], FPR},
   /*0pd2*/ {[0,63], FPR}}
```

VO CON

RegBankSelect

RegisterBankInfo

```
addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
getInstrMapping(MachineInstr)
getInstrAlternativeMappings(MachineInstr)
```

- Coverage of the RegisterClasses by the RegisterBanks
- Cost of cross register bank copies
- Mapping of the Instructions

Merge the API related to instruction mappings

VO CON

RegBankSelect

RegisterBankInfo

```
addRegBankCoverage(RegBank, RegClass)
copyCost(RegBankDst, RegBankSrc, Size)
getInstrMapping(MachineInstr)
getInstrAlternativeMappings(MachineInstr)
```

- Coverage of the RegisterClasses by the RegisterBanks
- Cost of cross register bank copies
- Mapping of the Instructions
- Merge the API related to instruction mappings
- Infer mappings from TableGen

Global ISel In Depth

Passes: InstructionSelect

InstructionSelect

• InstructionSelect Pass: ISel engine

- InstructionSelect Pass: ISel engine
 - Traverse blocks bottom-up

- InstructionSelect Pass: ISel engine
 - Traverse blocks bottom-up
 - Provide dead code elimination for free



- InstructionSelect Pass: ISel engine
 - Traverse blocks bottom-up
 - Provide dead code elimination for free
- InstructionSelector: Translate (G)MI to MI

InstructionSelector

select(MachineInstr)

ARGAIL, WO,

InstructionSelector

select(MachineInstr)

A PAGINA PAO

```
%6(GPR, < 2 \times s32 >) = G_0R %4, %5
```

PAGE PO

InstructionSelector

select(MachineInstr)

 $%6(GPR, < 2 \times s32 >) = ORRXrr %4, %5$

Switch to target specific opcode

InstructionSelector

A SCALL

```
select(MachineInstr)
```

%6(GPR64) = ORRXrr %4, %5

Switch to target specific opcode

InstructionSelector

ANGA, AN

```
select(MachineInstr)
```

%6(GPR64) = ORRXrr %4, %5

- Switch to target specific opcode
- Set proper RegisterClass
 InstructionSelector::constrainSelectedInstRegOperands

NO CON

InstructionSelect

```
select(MachineInstr)
```

```
%6(GPR64) = ORRXrr %4, %5
```

- Switch to target specific opcode
- Set proper RegisterClass
 InstructionSelector::constrainSelectedInstRegOperands

NO CON

InstructionSelect

InstructionSelector

select(MachineInstr)

%6(GPR64) = ORRXrr %4, %5

- Switch to target specific opcode
- Set proper RegisterClass
 InstructionSelector::constrainSelectedInstRegOperands
- InstructionSelector bound to subtarget

InstructionSelector

select(MachineInstr)

%6(GPR64) = ORRXrr %4, %5

- Switch to target specific opcode
- Set proper RegisterClass
 InstructionSelector::constrainSelectedInstRegOperands
- InstructionSelector bound to subtarget

Generate select code from TableGen

Global ISel In Depth

Targeting Overview

Targeting TargetPassConfig

A GRILLAND


Targeting TargetPassConfig

ARGAILA PLO


Create the Global ISel pipeline


Targeting TargetPassConfig

Create the Global ISel pipeline




A PAGAILA PAGA






- Create the Global ISel pipeline
- Inject additional target specific passes



Inject additional target specific passes



- Create the Global ISel pipeline
- Inject additional target specific passes
- GISelAccessor available as a proxy

A PAGAILA PAGA

TargetPassConfig

A PAGAILIAN OF THE STATE OF THE

TargetPassConfig

CallLowering

ARGAIL TO

- TargetPassConfig
- CallLowering
- LegalizerInfo

ARGAIL PLO

- TargetPassConfig
- CallLowering
- LegalizerInfo
- RegisterBankInfo

A PAGATIA PAGA

ARGAIL VO.

- TargetPassConfig
- CallLowering
- LegalizerInfo
- RegisterBankInfo
- InstructionSelector

Global ISel Status

Non Goals

Non Goals

Self contained representation

Global

- Global
- Fast

- Global
- Fast
- Shared code path for fast and good ISel

- Global
- Fast
- Shared code path for fast and good ISel
- ✓ No change to LLVM IR

- Global
- Fast
- Shared code path for fast and good ISel
- ✓ No change to LLVM IR
- ? More configurable

- Global
- ✓ Fast
- Shared code path for fast and good ISel
- ✓ No change to LLVM IR
- ? More configurable
- ? Easier to maintain/understand

Work on supporting all IR

- Work on supporting all IR
- Work on compile time and runtime performance

- Work on supporting all IR
- Work on compile time and runtime performance
- Implement TableGen support

- Work on supporting all IR
- Work on compile time and runtime performance
- Implement TableGen support
- Deliver documentation

- Work on supporting all IR
- Work on compile time and runtime performance
- Implement TableGen support
- Deliver documentation
- Think about a transition plan

- Work on supporting all IR
- Work on compile time and runtime performance
- Implement TableGen support
- Deliver documentation
- Think about a transition plan
- Implement more backends

Questions?

http://llvm.org/docs/GloballSel.html