LLVM MC in Practice

Jim Grosbach and Owen Anderson

What is MC?

- LLVM Machine Code
- Details of encodings and object file output

Why MC?


Disassembler

JIT

Assembler


Debugger

LLVM Machine Code




Integrated Assembler


Traditional Assembler



Integrated Assembler



Integrated Assembler



Assembly Parser

- Generated from .td file assembly syntax
- Table driven by mnemonic
- Match by type of operands
- Custom hooks for complex operands

Status

- Enabled by default for x86
- Beta on ARM, will be default soon
- Work ongoing for other targets

Summary

- Direct to object file compiler output
- Supports inline assembler
- Standalone assembler (clang driver)

New Disassembler Framework

A New Disassembler

- Many targets share basic features
 - Fixed-length instructions
 - Simple operand ⇔ encoding mapping
- ARM, Sparc, PowerPC, ...

Fixed Length Disassembler

- Goals
 - Leverage existing encoding data
 - Massively auto-generated
 - Manual hooks when auto-generated code goes astray

Existing Encoding Data

Existing Encoding Data

Auto-generated Disassembler

- Tree of "filters"
 - Each layer switches on a range of bits that distinguishes the most classes of instructions
- Leaves hold concrete decoders

```
switch (Inst{28-17}) {
    ...
    case 0x123:
    switch (Inst{5-4}) {
        ...
        case 0x1:
        decodeInst();
        ...
    }
    ...
}
```

Concrete Decoders

```
MI.setOpcode(243);
tmp = 0;
tmp |= (fieldFromInstruction32(insn, 16, 4) << 0);
tmp |= (fieldFromInstruction32(insn, 22, 1) << 4);
DecodeMSRMask(MI, tmp, Address, Decoder)
tmp = fieldFromInstruction32(insn, 0, 12);
DecodeSOImmOperand(MI, tmp, Address, Decoder)
tmp = fieldFromInstruction32(insn, 28, 4);
DecodePredicateOperand(MI, tmp, Address, Decoder)
return S; // MSRi</pre>
```

Concrete Decoders

```
MI.setOpcode(243);
tmp = 0;
tmp |= (fieldFromInstruction32(insn, 16, 4) << 0);
tmp |= (fieldFromInstruction32(insn, 22, 1) << 4);
DecodeMSRMask(MI, tmp, Address, Decoder)
tmp = fieldFromInstruction32(insn, 0, 12);
DecodeSOImmOperand(MI, tmp, Address, Decoder)
tmp = fieldFromInstruction32(insn, 28, 4);
DecodePredicateOperand(MI, tmp, Address, Decoder)
return S; // MSRi</pre>
```

Concrete Decoders

```
MI.setOpcode(243);
tmp = 0;
tmp |= (fieldFromInstruction32(insn, 16, 4) << 0);
tmp |= (fieldFromInstruction32(insn, 22, 1) << 4);
DecodeMSRMask(MI, tmp, Address, Decoder)
tmp = fieldFromInstruction32(insn, 0, 12);
DecodeSOImmOperand(MI, tmp, Address, Decoder)
tmp = fieldFromInstruction32(insn, 28, 4);
DecodePredicateOperand(MI, tmp, Address, Decoder)
return S; // MSRi</pre>
```

Manual Operand Hooks

- Needed to handle operands more complex than an immediate
 - Most are simple: reg # → reg enum
 - Some are complex
 - Range checking

```
def postidx_reg : Operand<i32> {
    let EncoderMethod =
        "getPostIdxRegOpValue";
    let DecoderMethod =
        "DecodePostIdxReg";
    let PrintMethod =
        "printPostIdxRegOperand";
    let ParserMatchClass =
        PostIdxRegAsmOperand;
    let MIOperandInfo =
        (ops GPR, i32imm);
}
```

Manual Instruction Decoders

- Necessary to handle very complex instructions
 - Tied sub-operands of ComplexOperand's
 - Under-specified encodings

Challenge Going Forward

- Compile time
 - ARMGenDisassemblerTables.inc is 32K LOC
 - Handwritten code is only 4K LOC!
 - De-duplicating leaf decoders
 - Make it table-driven?

Fixed Length Disassembler

- Operational today in the ARM disassembler
- Eases the task of writing/maintaining the disassembler
- Will continue to improve in the future

Rich Disassembly

Rich Disassembly

- FixedLengthDisassembler improved life for disassembler writers...
- What can we do for disassembler users?

```
andeq
       r0, r0, r8, asr #32
mul
       r4, r2, r1
       r1, r1, #1
add
       r2, r4
mov
       r0, r1
cmp
      #-24
bne
ldr
       r0, [pc, #16]
add
       r0, pc, r0
bl
      #-72 # _puts
       r0, r4
mov
      {r4, r7, lr}
pop
bx
andeq
      r0, r0, r0, lsl r0
```

```
push
                                  {r4, r7, lr}
                            ldr
                                   r0, [pc, #20]
fac:
                                   r1, #1
                           mov
push
      {r4, r7, lr}
                                   r7, sp, \#4
                            add
ldr
       r0, [pc, #20]
                            ldr
                                   r0, [pc, r0]
      r1, #1
mov
add
      r7, sp, #4
                                   r2, r1
                            mov
ldr
                                   r0, [r0]
       r0, [pc, r0]
                            ldr
       r2, r1
mov
                                   #0
                            b
ldr
       r0, [r0]
       #0
andeq
       r0, r0, r8, asr #32
mul
               r1
#1
add
M0¥
emp
bne
ldr
       r0, [pc, #16]
add
       r0, pc, r0
bl
       #-72 # _puts
mov
       r0, r4
       {r4, r7, lr}
pop
bx
       lr
andeq
      r0, r0, r0, lsl r0
```

```
fac:
push
      {r4, r7, lr}
ldr
      r0, [pc, #20]
      r1, #1
mov
add
      r7, sp, #4
ldr
      r0, [pc, r0]
       r2, r1
mov
ldr
       r0, [r0]
b
       #0
andeq r0, r0, r8, asr #32
mul
       r4, r2, r1
add
       r1, r1, #1
       r2, r4
mov
       r0, r1
cmp
bne
       #-24
ldr
       r0, [pc, #16]
gaq
       r0, ppc, r#16]
₽₫d
       #072P#,_p0ts
Mdv
       #072r# _puts
       ₹04,r47, lr}
bok
þøp
       {r4, r7, lr}
       40, r0, r0, lsl r0
andeq
```

```
push
      {r4, r7, lr}
ldr
      r0, [pc, #20]
      r1, #1
mov
      r7, sp, \#4
add
ldr
       r0, [pc, r0]
       r2, r1
mov
       r0, [r0]
ldr
b
      #0
```

```
mul r4, r2, r1 add r1, r1, #1 mov r2, r4 cmp r0, r1 bne #-24
```

```
push
                                {r4, r7, lr}
                          ldr
                                 r0, [pc, #20]
fac:
                                 r1, #1
                          mov
push
      {r4, r7, lr}
                                 r7, sp, \#4
                          add
ldr
      r0, [pc, #20]
                          ldr
                                 r0, [pc, r0]
      r1, #1
mov
add
      r7, sp, #4
                          mov
                                 r2, r1
ldr
                                 r0, [r0]
      r0, [pc, r0]
                          ldr
mov
      r2, r1
                          b
                                 #0
ldr
      r0, [r0]
      #0
b
andeq r0, r0, r8, asr #32
mul
      r4, r2, r1
                                     mul
                                            r4, r2, r1
add
      r1, r1, #1
                                     add
                                             r1, r1, #1
      r2, r4
mov
      r0, r1
                                     mov
                                            r2, r4
cmp
bne
      #-24
                                            r0. r1
                                      cmp
ldr
      r0, [pc, #16]
                                            #-24
                                      bne
add
      r0, pc, r0
bl
      #-72 # _puts
mov
      r0, r4
                                                      r0, [pc, #16]
      {r4, r7, lr}
                                               ldr
pop
      lr
bx
                                                      r0, pc, r0
                                               add
andeq
     r0, r0, r0, lsl r0
                                                      #-72 # _puts
                                               bl
                                                      r0, r4
                                               mov
                                                      {r4, r7, lr}
                                               pop
                                                      lr
                                               bx
```

```
fac:
push
      {r4, r7, lr}
ldr
      r0, [pc, #20]
      r1, #1
mov
      r7, sp, #4
add
ldr
      r0, [pc, r0]
      r2, r1
mov
                         b
ldr
      r0, [r0]
b
      #0
andeq r0, r0, r8, asr #32
# Loop begin:
  mul
      r4, r2, r1
  add
      r1, r1, #1
      r2, r4
  mov
      r0, r1
  cmp
  bne
         #-24
      r0, [pc, #16]
ldr
add
      r0, pc, r0
bl
      #-72 # puts
      r0, r4
mov
      {r4, r7, lr}
pop
bx
      lr
andeg r0, r0, r0, lsl r0
```

```
push {r4, r7, lr}
ldr r0, [pc, #20]
mov r1, #1
add r7, sp, #4
ldr r0, [pc, r0]
mov r2, r1
ldr r0, [r0]
b #0
```

```
mul r4, r2, r1 add r1, r1, #1 mov r2, r4 cmp r0, r1 bne #-24
```

```
ldr r0, [pc, #16]
add r0, pc, r0
bl #-72 # _puts
mov r0, r4
pop {r4, r7, lr}
bx lr
```

```
fac:
push
      {r4, r7, lr}
ldr
      r0, [pc, #20]
      r1, #1
mov
add
      r7, sp, #4
ldr
      r0, [pc, r0]
      r2, r1
mov
ldr
      r0, [r0]
      #0
b
# 4 bytes of data:
long 0x00000048
# Loop begin:
      r4, r2, r1
  mul
  add
      r1, r1, #1
      r2, r4
  mov
         r0, r1
  cmp
         #-24
  bne
ldr
      r0, [pc, #16]
add
      r0, pc, r0
bl
      #-72 # _puts
      r0, r4
mov
      {r4, r7, lr}
pop
bx
      lr
# 4 bytes of data:
•long 0x00000010
```

```
push
      {r4, r7, lr}
ldr
      r0, [pc, #20]
      r1, #1
mov
      r7, sp, \#4
add
ldr
      r0, [pc, r0]
mov
      r2, r1
      r0, [r0]
ldr
b
      #0
```

```
mul r4, r2, r1
add r1, r1, #1
mov r2, r4
cmp r0, r1
bne #-24
```

```
ldr r0, [pc, #16]
add r0, pc, r0
bl #-72 # _puts
mov r0, r4
pop {r4, r7, lr}
bx lr
```

Disassembly Annotations

- Integration with libObject
- Use relocation and/or DWARF information
 - Display printf strings
 - Decode objc_msgSend
 - Print file/line information

Work-in-Progress

- Initial work done by Benjamin Kramer
 - MachO-specific
- Future Work: Make it more generic
 - Enhancing libObject APIs
 - Improved integration between disassembler and libObject

Work-in-Progress

- Future Work: Expose an API
 - Clients: LLDB, profilers, binary analysis/rewriting
 - "Programmatic objdump"
 - Human-friendly disassembly

State of the Disassembler

- Right Now: New Disassembler Framework
- The Future: Rich Disassembly API

MC JIT

MC JIT

- Why do we want or need a new JIT?
 - Duplicated functionality for encoding
 - Need to handle Inline assembly

MC JIT

- Uses same MC path as static compiler
- Object file emitted to memory
- Runtime dynamic linker

MC JIT Addressing

- Address space independence
- JIT process separate from target execution process
- Arbitrary object file inputs

MC JIT Today

- OSX LLDB for expression evaluation
- Remote process
- Cross compile for remote target

Summary

- x86 and ARM integrated assemblers are here and awesome!
- Disassembler framework makes things easier!
- Rich disassembly is magical and growing fast!
- MC JIT is on the way and enabling new features.

Questions?