

Random Testing of the LLVM Code Generator














Reducibility





Inverse reducibility transform generation





Inverse reducibility transform generation


























Conclusion

- A textual representation of Machine IR was designed
- A Hexagon implementation of random generation was made
- Testing discovered some assertion failures, but no bugs
- Perhaps the new textual MIR implementation could yield better results
- Or: redesign llvm-stress with these methods in mind