Scheduler for in-order processors What's present and what's missing in LLVM?

ARM

Javed Absar
Staff Engineer, Compilation Tools


LLVM Cauldron, Hebden-Bridge September 8, 2016

Contents

- Introduction to LLVM Machine Scheduler
- Carp A generic in-order processor
- Develop Scheduler for Carp in LLVM
- Discussion what's present and what's missing?
- Conclusion



Progress






Instruction Scheduling

- Re-order instructions to improve performance
 - Reduce pipeline stalls, increase IPC
- In-order vs Out-of-order
 - In-order: fetched, executed & complete in compiler generated program order
 - Statically scheduled
 - Out-of-order: fetch and completion in order
 - Lockup-free cache, speculative execution
 - Dynamically scheduled
- Focus on in-order processor in this presentation



Instruction Scheduling

- General scheduling algorithms -
 - Create dependence graph
 - Topological sort— many choices NPC
 - List scheduling (heuristic, sub-optimal solutions)
 - Decreasing time, critical path, register pressure, clustering,
- Require
 - latencies, resource cycles, micro-ops





LLVM Scheduler

- Machine scheduler (MIScheduler) ~ 2012
 - Per-operand approach
 - Latest and greatest, adapted as Scheduler of the future
 - List Scheduler (with prioritization)
 - Function Pass, works at Machine Instrs level (ScheduleDAG/SUnit)
- Previously, in LLVM
 - Before ~ 2008:At end of SelectionDAG
 - SDNodes (ScheduleDAG)— scheduling units



LLVM Machine Scheduler


Enabling and using –

```
$ clang ...-mllvm -enable-misched -mllvm -enable-post-misched -mllvm -misched-postra
$ llc ... -mcpu=carp -enable-misched -enable-post-misched -misched-postra -misched-topdown
```

- Choose policy
 - -misched-topdown, -misched-bottom-up
- Choose options
 - misched-cutoff –misched-limit –misched-regpressure –misched-cyclicpath –misched-cluster



Progress





CARP – A generic in-order processor

Functional Units

- Fully Pipelined, forwarding facility
- 2 ALU, 2 MUL, I DIV, I LD/ST

Instruction fetch

- Fetch multiple instructions data per cycle
- Instruction Queue (IQ)
 - De-couple instruction fetch from decode/execution

Multiple issue

- Issue up to two instructions (in program order)
- Once issued proceed together

Score-board


- Issues instructions when data, resource available
- Status tables

Branch Prediction

- Predict call-return address, branch-taken
- Pipeline flush in case of mis-prediction




CARP Pipeline



CARP Pipeline - Forwarding

- Consumed when value is consumed
- Produced— earliest when value is produced
- Complex map of different 'Produced x Consumed'
- Same cycle forwarding





CARP Pipeline – Dual Issue


- Earlier (or sole in case of single issue) instruction slot-0
- Sliding window
- Cannot independently interlock

SLOT-0	0x08000234:	e3018000		MOVW	r8,#0x1000
SLOT-1	0x08000238:	e240a001	@.	SUB	r10,r0,#1
	0x0800023c:	e3a07000	.p	MOV	r7,#0
	0x08000240:	e3408014	@.	MOVT	r8,#0x14
	0x08000244:	e0894107	.A	ADD	r4,r9,r7,LSL #2
	0x08000248:	e2877001	.p	ADD	r7,r7,#1
	0x0800024c:	e5945004	.P	LDR	r5,[r4,#4]
	0x08000250:	e5d50000		LDRB	r0,[r5,#0]
	0x08000254:	e350002d	P.	CMP	r0,#0x2d
	0x08000258:	1a000014	• • • •	BNE	0x80002b0

- Not dual-issued if:
 - Structural dependence or data dependence
 - slot-I instruction increases interlock
 - Multi-cycle instructions (dual issue only in last cycle)
 - Loads to PC




Instruction Flow in pipeline






Progress





Machine Scheduler in LLVM





Top-level pipeline description



LLVM Scheduler

TABLEGEN

included



- Target general approach
 - Step I Modify instruction definition to inherit from Sched
 - Associate each operand with SchedReadWrite type (input/output operand)
 - Step 2 In sub-target, WriteRes and ReadAdvance
 - Associate resource and latency for each SchedReadWrite type
- Sub-target specific approach
 - Define own SchedReadWrite types
 - Associate resources / latencies through SchedWriteRes
 - Associate forwards through SchedReadAdvance
 - Map SchedReadWrite types to specific opcodes/operands



```
// FishSchedule.td
def WriteALU : SchedWrite;

// FishInstrInfo.td
class ALUInst<bits<4> Opc, string OpcodeStr, SDNode OpNode>
  : InstFish<(outs GPR:$dst), (ins GPR:$src2, GPR:src1),
        !stroncat(OpcdeStr, "\t$dst, $src2, $src1"),
        [(set GPR:$dst, (OpNode GPR:$src2, GPR:$src1))]>, Sched<[WriteALU]> {...}
```

```
//===-//
// Subtarget-specific SchedWrite types which both map the ProcResources and
// set the latency.
let SchedModel = CarpModel in {
    // ALU - Write occurs in Late EX2 (independent of whether shift was required)
    def : WriteRes<WriteALU, [CarpUnitALU]> { let Latency = 3; }
    def : WriteRes<WriteALUsi, [CarpUnitALU]> { let Latency = 4; }
    def : WriteRes<WriteALUsr, [CarpUnitALU]> { let Latency = 4; }
    def : WriteRes<WriteALUSsr, [CarpUnitALU]> { let Latency = 4; }

// Loads
def : WriteRes<WriteLd, [CarpUnitLd]> { let Latency = 4; } // WRI
...
}
```



- Sub-target specific SchedWrite
 - Associate resources with SchedWrites types

```
// TargetSchedule.td class SchedWriteRes<list<ProcResourceKind> resources> : SchedWrite, ProcWriteResources<;
```



- ReadAdvance
 - Forwarding/ByPass information for SchedReads

```
// Carp specific SchedReads - related to pipeline stages
def CarpRead ISS : SchedRead;
def CarpRead EX1 : SchedRead;
def CarpRead EX2 : SchedRead;
def CarpRead WRI : SchedRead;
def CarpRead F0 : SchedRead; // FP-F0 maps to DP1 stage of integer pipe
def CarpRead F1 : SchedRead;
def CarpRead F2 : SchedRead;
// Forwarding information - based on when an operand is read
def : ReadAdvance<CarpRead DP1, 0>;
def : ReadAdvance<CarpRead DP2, 1>;
def : ReadAdvance<CarpRead DP3, 2>;
def : ReadAdvance<CarpRead F0, 0>;
def : ReadAdvance<CarpRead_F1, 1>;
def : ReadAdvance<CarpRead F2, 2>;
```




Sub-target specific SchedWrites

```
def : InstRW<[CarpWriteALU DP3, CarpRead DP2], (instregex "AD(C|D)S?ri", \</pre>
    "ANDS?ri", "BICS?ri", "CLZ", "EORri", "MVNS?r", "ORRri", "RSBri", \
    "RSCri", "SBCri")>;
// Floating Point Support
def : InstRW<[CarpWriteFPALU_F5, CarpRead_F1, CarpRead_F1], \</pre>
    (instregex "(VADD|VSUB)(D|S|H)")>;
def : InstRW<[CarpWriteFPALU F5, CarpRead F1], \</pre>
    (instregex "VCVT(DS|SD|BHD|BDH|THD|TDH)")>;
def : InstRW<[CarpWriteFPST F4, CarpRead F0, CarpRead F2], \</pre>
    (instregex "VSTR(D|S|H)")>;
def : InstRW<[CarpWriteFPDIV SP, CarpRead F0, CarpRead F0], \</pre>
    (instregex "VDIV(S|H)")>;
def : InstRW<[CarpWriteFPDIV DP, CarpRead F0, CarpRead F0], \</pre>
    (instregex "VDIVD")>;
```




Sched Model - Flow





Progress





LLVM Scheduler – What's present?

- Easy to describe machine model
 - Per operand latencies
 - Resource utilization/cycles
- Compact with instructions inheriting from Sched
 - Consistency across sub-targets
- Ability to define variable number of writes
 - Varying Micro-ops, resource-cycles, latencies



LLVM Scheduler – What's missing?

- Instructions with slot constraints
 - Cannot issue in second slot specification and pickNode changes
 - Cannot issue with any other micro-ops
 - Cannot issue with specific another reliance on resource constraint (not adequate)
- Inter-lock constraint modelling
 - Cannot slow down previous instruction
- First-half, second-half and in-stage forwarding
 - Further divide pipeline stages
- Variadic instructions
 - SchedPredicate, SchedVariant an alternate compact representation necessary



Conclusion

- Significant performance improvement with accurate model
- Most pipeline features easy to capture
- Dynamic decisions by hardware hard to model
 - Not a limitation, but that's how it is
- Some aspects harder to describe in current tablegen descriptions
 - Continuous improvement, discussion points



ARM

The trademarks featured in this presentation are registered and/or unregistered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

Copyright © 2016 ARM Limited