Extending the internal assembler How to add a new CPU feature

Kai Nacke 1 February 2015 LLVM devroom @ FOSDEM´¹⁵

Agenda

Motivation

Adding a CPU feature

Adding an instruction

Instruction selection

MIPS based embedded devices

- 1 A router
 - Cavium Octeon CPU
 - > 20 new instructions

- A Rasberry Pi type device
- Ingenic JZ4780 CPU
- > 60 new instructions (MXU extension)



Motivation

New instructions are quite common

You can use inline assembly if the assembler knows the instructions

Even better if the instruction is selected by the code generation

- TableGen language is used to define target speficic information
- Declarative language
- Record based
 - -class defines a record
 - def instantiates a record

103
TableGen descriptions
MicroMipsInstrFormats.td
MicroMipsInstrFPU.td
MicroMipsInstrInfo.td
Mips.td
Mips16InstrFormats.td
Mips16InstrInfo.td
Mips32r6InstrFormats.td
Mips32r6InstrInfo.td
Mips64InstrInfo.td
Mips64r6InstrInfo.td
MipsCallingConv.td
MipsCondMov.td
MipsDSPInstrFormats.td
MipsDSPInstrInfo.td
MipsInstrFormats.td
MipsInstrFPU.td
MipsInstrInfo.td
MipsMSAInstrFormats.td
MipsMSAInstrInfo.td
MipsRegisterInfo.td
MipsSchedule.td

- Certain classes are predefined
 - E.g. Instruction for instruction encodings
 - See files
 include/llvm/Target/Target*.td
- Ilvm-tablegen generates C++ source (*.inc)
 - Generic tool, also used for Clang options
- Generated files are included at various places
 - #define's are used to alter behaviour

Define the feature in Mips.td

Add property to class MipsSubtarget:

```
// CPU supports cnMIPS (Cavium Networks Octeon CPU).
bool HasCnMips;
bool hasCnMips() const { return HasCnMips; }
```

Initialize the property in the constructor!

Define the CPU in Mips.td

- With scheduling model: ProcessorModel
- Run make!
- Check Ilc –march=mips64 –mcpu=help
- Code generated by llvm-tablegen is in file MipsGenSubtargetInfo.inc

Plan the first instruction

Requires a predicate to toggle selection

- For the assembler
 - You need to know the encoding
- For code selection
 - You need to know the operation

Count Ones in a Doubleword DP										DPO	P	
31	26	25	21	20	16	15	11	10	6	5		0
Special2 0111 00		rs			0 0 0000		rd	0 000 00			DPOP 10 1101	
6		5		-	5	-	5	5		-	6	
Format: D	ЭРО	P rd, rs)								CV	/M

```
class POP_FM<bits<6> funct> : StdArch {
  bits<5> rd;
  bits<32> Inst;
  let Inst{31-26} = 0x1c;
  let Inst{25-21} = rs;
  let Inst{20-16} = 0;
  let Inst{15-11} = rd;
  let Inst{10-6} = 0;
  let Inst{5-0} = funct;
}
```

- Needed for each instruction
- Here: R-form

Define Instruction Class

- Defines input and output parameters
- Defines the DAG pattern

```
MipsInstrInfo.td
class Count1s<string opstr, RegisterOperand RO>:
  InstSE<(outs RO:$rd),</pre>
                                                     // Output
         (ins RO:$rs),
                                                     // Input
         !strconcat(opstr, "\t$rd, $rs"),
                                                        Assembler
         [(set RO:$rd, (ctpop RO:$rs))],
                                                     // Pattern
                                                     // Itinary
         II POP,
                                                        Encoding
         FrmR,
                                                     // Opcode
         opstr> {
  let TwoOperandAliasConstraint = "$rd = $rs";
```

Names \$rd, \$rs must match format

Define Instruction

- Uses the previous defined classes
- Uses predicate for conditionally selection

```
let EncodingPredicates = []<Predicate>,
   AdditionalPredicates = [HasCnMips] in {
   // Count Ones in a Word/Doubleword
   def POP : Count1s<"pop", GPR320pnd>, POP_FM<0x2c>;
   def DPOP : Count1s<"dpop", GPR640pnd>, POP_FM<0x2d>;
}
```

- Run make!
- Check that the assembler now accepts dpop (test case!)

Instruction Selection

- Instruction selection is pattern based
- No selection if pattern is empty
- More complex selections and intrinsics can be coded in MipsISelLowering.cpp
- Required here: CTPOP is legal for the new feature

```
if (Subtarget.hasCnMips()) {
   setOperationAction(ISD::CTPOP, MVT::i32, Legal);
   setOperationAction(ISD::CTPOP, MVT::i64, Legal);
} else {
   setOperationAction(ISD::CTPOP, MVT::i32, Expand);
   setOperationAction(ISD::CTPOP, MVT::i64, Expand);
}
```

Patterns

- Patterns are s-expressions like in Scheme
- Complex conditions are possible
- Can use predicates coded in C++
- Used in instruction definitions and aliases



Complex Pattern Example

Unsigned Byte Add BADD										U		
31	26	25	21	20	16	15	11	10	6	5		0
Special2 0111 00		rs		rt		rd		000 00			BADDU 10 1000	
6		5		5		5		5		•	6	
Format: I	3AD	DU rd, r	s, rt								CV	/M

Performs rd = (rs + rt) & 0xFF

Resources

- All shown code is in LLVM 3.5
- Creating an LLVM backend for the Cpu0
 Architecture
- Building an LLVM Backend
- A deeper look into the LLVM code generator,
 Part 1

Backup

Adding assmbler checks

- Most assembler parsers have a method called processInstruction
- Called for every instruction
- Typically checks operands, relocations, etc.