
## LLVM for the future of Supercomputing



# What is Supercomputing?

Computing for large, tightly-coupled problems.

Lotc car lots of hig


High computational density paired with a high-throughput low-latency network.

## Supercomputing "Swim Lanes"



"Many Core" CPUs






https://forum.beyond3d.com/threads/nvidia-pascal-speculation-thread.55552/page-4

http://www.nextplatform.com/2015/11/30/inside-future-knights-landing-xeon-phi-systems/

:	System attributes	NERSC Now	OLCF Now	ALCF Now	NERSC Upgrade	OLCF Upgrade	ALCF U	pgrades
	Name Planned Installation	Edison	TITAN	MIRA	Cori 2016	Summit 2017-2018	Theta 2016	Aurora 2018-2019
	System peak (PF)	2.6	27	10	> 30	200	>8.5	180
	Peak Power (MW) 2 9 4.8 Only a 2.7x increase				x increase in	power!	13	
	Total system memory	357 TB	710TB	768TB	~1 PB DDh~ High Bandwidth M	np-	a0 TB DDR4 +	> 7 PB High Bandwidth On- ry
	Node performance (TF)	0.460	1	Our next system will have: 180 PF			n system is:	
	Node processors	Intel Ivy Bridge	A Op Nvidia Kepler	PowerPC A2	core CPUs	& multiple Nvidia	(eon Phi many core CPUs	Knights Hill Xeon Phi many core CPUs
		5,600	19 699		in data partition	Voltas GPUS		
49,152 Still ~50,000 nodes. >50,000 nodes								
The he	eterogeneous sys has 10x fewer		h GPUs	5D Torus	Aries	Dual Rail EDR- IB	Aries	2 <sup>nd</sup> Generation Intel Omni-Path Architecture
	File System	168 GB/s, Lustre <sup>®</sup>	1 TB/s, Lustre <sup>®</sup>	26 PB 300 GB/s GPFS™	28 PB 744 GB/s Lustre <sup>®</sup>	120 PB 1 TB/s GPFS™	10PB, 210 GB/s Lustre initial	150 PB 1 TB/s Lustre®

# High-level ECP technical project schedule



We need to start preparing applications and tools now.

scaleproject.org for more information.



#### What Exascale Means To Us...

Exascale System	Goal		
Delivery Date	2019-2020		
Performance	1000 PF LINPACK and 300 PF on to-		
	be-specified applications		
Power Consumption*	20 MW		
MTBAI**	6 days		
Memory including NVRAM	128 PB		
Node Memory Bandwidth	4 TB/s		
Node Interconnect Bandwidth	400 GB/s		

<sup>\*</sup>Power consumption includes only power to the c storage or cooling systems.

It means 5x the compute and 20x the memory on 1.5x the power!

http://estrfi.cels.anl.gov/files/2011/07/RF

<sup>\*\*</sup>The mean time to application failure requiring a must be greater than 24 hours, and the asymptotic over time. The system overhead to handle automa application efficiency by more than half.

What do we want?


### We Want Performance Portability!

Application (One Maintainable Code Base)

"Many Core" CPUs



The application should run on all relevant hardware with reasonable performance!



**GPUs** 


n/threaus/mal-speculation-thread.55552/page-4

http://www.nextplatform.com/2015/2

лeп.

Let's Talk About Memory...

#### Intel Xeon Phi HBM




http://www.techenablement.com/preparing-knights-landing-stay-hbm-memory/

#### Intel Xeon Phi HBM Modes


## Three Modes. Selected at boot

# Cache Mode




- SW-Transparent, Mem-side cache
- Direct mapped. 64B lines.
- Tags part of line
- Covers whole DDR range

# Flat Mode




# <u>Hybrid Mode</u>



- MCDRAM as regular memory
- SW-Managed
- Same address space

- Part cache, Part memory
- 25% or 50% cache
- Benefits of both

### **CUDA Unified Memory**



Unified memory enables "lazy" transfer on demand – will mitigate/eliminate the "deep copy" problem!



#### CUDA UM (The Old Way)

### CPU Code

```
void sortfile(FILE *fp, int N) {
  char *data;
  data = (char *)malloc(N);
  fread(data, 1, N, fp);
  qsort(data, N, 1, compare);
  use_data(data);
  free(data);
```

## CUDA 6 Code with Unified Memory

```
void sortfile(FILE *fp, int N) {
  char *data:
  cudaMallocManaged(&data, N);
  fread(data, 1, N, fp);
  qsort<<<...>>>(data,N,1,compare);
  cudaDeviceSynchronize();
  use_data(data);
  cudaFree(data);
```

#### CUDA UM (The New Way)

## **CPU Code**

```
void sortfile(FILE *fp, int N) {
 char *data;
 data = (char *)malloc(N);
 fread(data, 1, N, fp);
 qsort(data, N, 1, compare);
 use_data(data);
 free(data);
```

# Pascal Unified Memory\*

```
void sortfile(FILE *fp, int N) {
  char *data;
  data = (char *)malloc(N);
  fread(data, 1, N, fp);
  qsort<<<...>>>(data, N, 1, compare);
  cudaDeviceSynchronize();
  use_data(data);
  free(data);
               *with operating system support
```

Pointers are "the same" everywhere!



### How Do We Get Performance Portability? Shared Responsibility!

Applications and Solver Libraries

Applications and solver libraries must be flexible and parameterized! Why?

Trade-offs between...


- basis functions
- resolution
- Lagrangian vs. Eulerian representations
- renormalization and regularization schemes
- solver techniques
- evolved vs computed degrees of freedom
- and more...

cannot be made by a compiler!

Autotuning can help.



#### How do we express parallelism - MPI+X?



Courtesy of Yun (Helen) He, Alice Koniges, et. al., (NERSC) at OpenMPCon'2015

http://llvm-hpc2-workshop.github.io/slides/Tian.pdf

#### How do we express parallelism - MPI+X?

## But this is changing...

• We're seeing even greater adoption of OpenMP, but...

Many applications are not using OpenMP directly. Abstraction libraries are

gaining in popularity.

Use of C++ Lambdas.

Often uses OpenMP and/or other compiler directives under the hood.

BB and Thrust.

RAJA (https://github.com/LLNL/RAJA)

```
RAJA::ReduceSum<reduce_policy, double> piSum(0.0);

RAJA::forall<execute_policy>(begin, numBins, [=](int i) {
   double x = (double(i) + 0.5) / numBins;
   piSum += 4.0 / (1.0 + x * x);
});
```

Kokkos (https://github.com/kokkos)

#### How do we express parallelism - MPI+X?

## And starting with C++17, the standard library has parallel algorithms too...

Table 2 — Table of parallel algorithms

rable 2 — Table of Parallel algorithms									
adjacent_difference	adjacent_find	all_of	any_of						
сору	copy_if	copy_n	count						
count_if	equal	exclusive_scan	fill						
fill_n	find	find_end	find_first_of						
find_if	find_if_not	for_each	for_each_n						
generate	generate_n	includes	inclusive_scan						
inner_product	inplace_merge	is_heap	is_heap_until						
is_partitioned	is_sorted	is_sorted_until	lexicographical_compare						
max_element	merge	min_element	minmax_element						
mismatch	move	none_of	nth_element						
partial_sort	partial_sort_copy	partition	partition_copy						
reduce	remove	remove_copy	remove_copy_if						
remove_if	replace	replace_copy	replace_copy_if						
replace_if	reverse	reverse_copy	rotate						
rotate_copy	search	search_n	set_difference						
	set_symmetric_difference	set_union	sort						
		swap_ranges	transform						
transform_exclusive_scan	transform_inclusive_scan	transform_reduce	uninitialized_copy						
	uninitialized_fill	uninitialized_fill_n	unique						
unique_copy									
[ NI - 4 NI - 4 - 11 - 1									


[Note: Not all algorithms in the Standard Library have counterparts in Table 2. — end note]

```
// For example: std::sort(std::execution::par_unseq, vec.begin(), vec.end()); // parallel and vectorized
```

### What About Memory?


It is really hard for compilers to change memory layouts and generally determine what memory is needed where. The Kokkos C++ library has memory placement and layout policies:

View<const double \*\*\*, Layout, Space, MemoryTraits<RandomAccess>> name (...);



Large loss in performance with wrong layout


#### The Exascale Computing Project – Improvements at All Levels




**Now Let's Talk About LLVM...** 

## LLVM Development in ECP







http://rosecompiler.org/



### SOLLVE - "Scaling Openmp with LLVm for Exascale performance and portability"



#### BOLT - "BOLT is OpenMP over Lightweight Threads" (Now Part of SOLLVE)




http://www.bolt-omp.org/

#### BOLT - "BOLT is OpenMP over Lightweight Threads" (Now Part of SOLLVE)

→ ICC+BOLT (ULT) --GCC+GOMP ICC+IntelOMP ICC+BOLT (ULT+tasklet) -ICC+Argobots (ULT) **BOLT** beats other runtimes by at least 10x on this 100000000 nested parallelism benchmark. 10000000 Critical use case for (sn) 1000000 composibility! 100000 10000 1000 int in[1000][1000], out[1000][1000]; 100 Lower is better #pragma omp parallel for 10 for (i = 0; i < 1000; i++)lib compute(i); 15 17 19 21 23 25 27 29 31 33 35 void lib compute(int x) { # of Threads for the Inner Loop #pragma omp parallel for for (j = 0; j < 1000; j++)out[x][j] = compute(in[x][j]);

### PROTEAS – "PROgramming Toolchain for Emerging Architectures and Systems"

- Developing IR-level representations of parallelism constructs.
- Implementing optimizations on those representations to enable performance-portable programming.
- Exploring how to expose other aspects of modern memory hierarchies (such as NVM).



OpenMP is already an abstraction layer. Why can't programmers just write the code optimally?

- Because what is optimal is different on different architectures.
- Because programmers use abstraction layers and may not be able to write the optimal code directly:

```
in library1:
  void foo() {
    std::for_each(std::execution::par_unseq, vec1.begin(), vec1.end(), ...);
}
in library2:
  void bar() {
    std::for_each(std::execution::par_unseq, vec2.begin(), vec2.end(), ...);
}
foo(); bar();
```

```
void foo(double * restrict a, double * restrict b, etc.) {
#pragma omp parallel for
     for (i = 0; i < n; ++i) {
          a[i] = e[i]*(b[i]*c[i] + d[i]) + f[i];
          m[i] = q[i]*(n[i]*o[i] + p[i]) + r[i];
                             Split the loop
 void foo(double * restrict a, double * restrict b, etc.) {
 #pragma omp parallel for
      for (i = 0; i < n; ++i) {
           a[i] = e[i]*(b[i]*c[i] + d[i]) + f[i];
 #pragma omp parallel for
      for (i = 0; i < n; ++i) {
           m[i] = q[i]*(n[i]*o[i] + p[i]) + r[i];
```

Or should we fuse instead?

```
void foo(double * restrict a, double * restrict b, etc.) {
#pragma omp parallel for
    for (i = 0; i < n; ++i) {
        a[i] = e[i]*(b[i]*c[i] + d[i]) + f[i];
    }
#pragma omp parallel for
    for (i = 0; i < n; ++i) {
        m[i] = q[i]*(n[i]*o[i] + p[i]) + r[i];
    }
}</pre>
```



(we might want to fuse the parallel regions)

```
void foo(double * restrict a, double * restrict b, etc.) {
#pragma omp parallel
#pragma omp for
    for (i = 0; i < n; ++i) {
          a[i] = e[i]*(b[i]*c[i] + d[i]) + f[i];
#pragma omp for
     for (i = 0; i < n; ++i) {
          m[i] = q[i]*(n[i]*o[i] + p[i]) + r[i];
```

In order to implement non-trivial parallelism optimizations, we need to move from "early outlining" to "late outlining."

#### The optimizer misses:

- Point aliasing information from the parent function
- Loop bounds (and other loop information) from the parent function
- And more...

But perhaps most importantly, it forces us to decide early **how** to lower the parallelism constructs. With some analysis first, after inlining, we can do a much better job (especially when targeting accelerators).

```
_ivalent of:
_for_body(...) {
_allel_loop(&parallel_for_body, ...);
```

about the loc, r the relationship between the code in the outlined body and the parent function.

An example of where we might generate very different code after analysis...

```
#pragma omp target
{
    // This is a "serial" region on the device.
    foo();
    // So it this.
}

void foo() {
    #pragma omp parallel for
    for (int I = 0; I < N; ++I) { ... }
}</pre>
```

On a GPU, you launch some number of SIMT threads: there is no "serial" device execution. To support this general model, we need to generate a complex state machine in each GPU thread. This:

- Wastes resources
- Adds extra synchronization
- Increases register pressure



With late lowering, we could do an analysis to determine that there is no serial code in the parallel region and:

- Generate the (efficient) code the user expects.
- Analyze memory accesses and potentially use local/shared/texture memory.

In order to implement non-trivial parallelism optimizations, we need to move from "early outlining" to "late outlining."

These markers are currently being designed. They might be intrinsics, perhaps also using operand bundles, but also require several special properties:

- alloca instructions inside the region must stay inside the region.
- The region markers must appear to capture/access pointers used inside the region (regions might run more than once, or after function returns, etc.).
- For loops, prevent the introduction dependencies (duplicate induction)
- UB if exception-triggered upwinding

If we don't also handle C++ lambdas using this kind of mechanism, we won't get the full benefit!

**LLVM Optimizer** 

```
LVM IR equivalent of:
 woogin_parallel_for
 tor (...) {
                 nt of:
                  hody(...) {
void foo() {
   run_parallel_loop(&parallel_for_body, ...);
```

#### ARES/HeteroIR - Predecessors to PROTEAS

- Developed a high-level IR targeted by OpenACC (and other models).
- http://ft.ornl.gov/research/openarc

https://github.com/lanl/ares





Figure 4. Performance portability of the OpenACC programming model as obtained by OpenARC. (a) Performance portability evaluation. (b) Performance portability achieved across benchmarks. Better performance portability is achieved among the GPU architectures.

#### **NVL-C - Predecessors to PROTEAS**

- Experimenting with how to use NVM
- http://ft.ornl.gov/research/nvl-c




Extensions to C with transactions.

```
#include <nvl.h>
struct list {
  int value;
  nvl struct list *next;
};
void remove(int k) {
  nvl_heap_t *heap
    = nvl_open("foo.nvl");
  nvl struct list *a
    = nvl_get_root(heap, struct list);
  #pragma nvl atomic
  while (a->next != NULL) {
    if (a->next->value == k)
      a->next = a->next->next;
    else
      a = a - \text{next};
  nvl_close(heap);
```


Will high-performance NVM fundamentally change the way that people write software?

# In Conclusion...

- Future HPC hardware will be diverse.
- Work is needed on applications, abstraction libraries, and compilers (and related tools).
- Enhancing LLVM to understand parallelism provides an enabling underlying technology for performance portability!







### Acknowledgments

- → The LLVM community (including our many contributing vendors)
- → ALCF, ANL, and DOE
- → ALCF is supported by DOE/SC under contract DE-AC02-06CH11357

