
# How Computers Work

Jakob Stoklund Olesen Apple

# How Computers Work

- Out of order CPU pipeline
- Optimizing for out of order CPUs
- Machine trace metrics analysis
- Future work

#### Out of Order CPU Pipeline




#### Dot Product

```
int dot(int a[], int b[], int n)
{
  int sum = 0;
  for (int i = 0; i < n; i++)
    sum += a[i]*b[i];
  return sum;
}</pre>
```


#### Dot Product

```
loop:
 Idr r3 \leftarrow [r0, r6, Isl #2]
 Idr r4 \leftarrow [r1, r6, lsl \#2]
 mul r3 \leftarrow r3, r4
 add r5 \leftarrow r3, r5
 add r6 \leftarrow r6, #1
 cmp r6, r2
 bne loop
```


```
→ p100←ldr [p10, p94, lsl #2]
                                  Retire
                                                  p101 ← Idr [p11, p94, Isl #2]
                                                  p102←mul p100, p101
                                                  p103←add p102, p95
                                                  p104←add p94,#1
loop:
                                                  p105←cmp p104, p12
                                                  bne p105, taken
  Idr r3 \leftarrow [r0, r6, Isl #2]
                                                  p106←ldr [p10, p104, lsl #2]
  Idr r4 \leftarrow [r1, r6, lsl #2]
                                                  p107←ldr [p11, p104, lsl #2]
                                                  p108←mul p107, p106
  mul r3 \leftarrow r3, r4
                                                  p109←add p108, p103
                                                  p110←add p104,#1
 add r5 \leftarrow r3, r5
                                                  pIII←cmp pII0, pI2
                            Speculate
                                             → bne plll, taken
 add r6 \leftarrow r6, #1
                                                  p112←ldr [p10, p110, lsl #2]
  cmp r6, r2
                                                  p113←ldr [p11, p110, lsl #2]
                                                  p114←mul p112, p113
  bne loop
                                                  p115←add p114, p109
                                                  pll6←add pll0,#l
                                                  p117←cmp p116, p12
                                                  bne p117, taken
                               Rename
```




```
p100←ldr [p10, p94, lsl #2]
p101 ← Idr [p11, p94, IsI #2]
p102←mul p100, p101
p103←add p102, p95
p104←add p94,#1
p105←cmp p104, p12
bne p105, taken
p106←ldr [p10, p104, lsl #2]
p107←ldr [p11, p104, lsl #2]
p108←mul p107, p106
p109←add p108, p103
pll0←add pl04,#I
plll←cmp pll0, pl2
bne plll, taken
p112←ldr [p10, p110, lsl #2]
p113←ldr [p11, p110, lsl #2]
D114←mul D112. D113
```



```
p100←ldr [p10, p94, lsl #2]
p101 ← Idr [p11, p94, IsI #2]
p102←mul p100, p101
p103←add p102, p95
p104←add p94,#1
p105←cmp p104, p12
bne p105, taken
p106←ldr [p10, p104, lsl #2]
p107←ldr [p11, p104, lsl #2]
p108←mul p107, p106
p109←add p108, p103
pll0←add pl04,#I
plll←cmp pll0, pl2
bne plll, taken
p112←ldr [p10, p110, lsl #2]
p113←ldr [p11, p110, lsl #2]
D114←mul D112. D113
```



```
p100←ldr [p10, p94, lsl #2]
p101 ← Idr [p11, p94, IsI #2]
p102←mul p100, p101
p103←add p102, p95
p104←add p94,#1
p105←cmp p104, p12
bne p105, taken
p106←ldr [p10, p104, lsl #2]
p107←ldr [p11, p104, lsl #2]
p108←mul p107, p106
p109←add p108, p103
pll0←add pl04,#I
plll←cmp pll0, pl2
bne plll, taken
p112←ldr [p10, p110, lsl #2]
p113←ldr [p11, p110, lsl #2]
D114←mul D112. D113
```



```
p100←ldr [p10, p94, lsl #2]
p101 ← Idr [p11, p94, IsI #2]
p102←mul p100, p101
p103←add p102, p95
p104←add p94,#1
p105←cmp p104, p12
bne p105, taken
p106←ldr [p10, p104, lsl #2]
p107←ldr [p11, p104, lsl #2]
p108←mul p107, p106
p109←add p108, p103
pll0←add pl04,#I
plll←cmp pll0, pl2
bne plll, taken
p112←ldr [p10, p110, lsl #2]
p113←ldr [p11, p110, lsl #2]
```


D114←mul D112. D113

# Throughput

- Map µops to functional units
- One µop per cycle per functional unit
- Multiple ALU functional units
- ADD throughput is 1/3 cycle/instruction

# Multiply-Accumulate

```
loop:
| Idr r3 ← [r0, r6, lsl #2] |
| Idr r4 ← [r1, r6, lsl #2] |
| mla r5 ← r3, r4, r5 |
| add r6 ← r6, #1 |
| cmp r6, r2 |
| bne loop
```



loop:
| Idr r3 ← [r0, r6, lsl #2] |
| Idr r4 ← [r1, r6, lsl #2] |
| mla r5 ← r3, r4, r5 |
| add r6 ← r6, #1 |
| cmp r6, r2 |
| bne loop

4 cycles loop-carried dependence 2x slower!

# Pointer Chasing


```
int len(node *p)
{
  int n = 0;
  while (p)
    p = p->next, n++
  return n;
}
```


# Pointer Chasing

```
loop:
    Idr rI ←[rI]
    add r0 ← r0,#I
    cmp rI,#0
    bxeq Ir
    b loop
```


```
loop:
Idr rI ←[rI]
add r0 ← r0,#I
cmp rI,#0
bxeq Ir
b loop
```

```
p100←ldr [p97]
p101 \leftarrow add p98, #1
p102←cmp p100,#0
bxeq p102, not taken
p103←ldr [p100]
pl04←add pl01,#I
p105←cmp p104,#0
bxeq p105, not taken
p106←ldr [p103]
p107 \leftarrow add p104, #1
p108←cmp p107,#0
bxeq p108, not taken
```





p100←ldr [p97] p101  $\leftarrow$  add p98, #1 p102←cmp p100,#0 bxeq p102, not taken p103←ldr [p100] pl04←add pl01,#I p105←cmp p104,#0 bxeq p105, not taken p106←ldr [p103]  $p107 \leftarrow add p104, #1$ p108←cmp p107,#0 bxeq p108, not taken



p100←ldr [p97] p101  $\leftarrow$  add p98, #1 p102←cmp p100,#0 bxeq p102, not taken p103←ldr [p100] pl04←add pl01,#I p105←cmp p104,#0 bxeq p105, not taken p106←ldr [p103]  $p107 \leftarrow add p104, #1$ p108←cmp p107,#0 bxeq p108, not taken


### Latency

- Each µop must wait for operands to be computed
- Pipelined units can use multiple cycles per instruction
- Load latency is 4 cycles from L1 cache
- Long dependency chains cause idle cycles


# What Can Compilers Do?

- Reduce number of µops
- Reduce dependency chains to improve instruction-level parallelism
- Balance resources: Functional units, architectural registers
- Go for code size if nothing else helps

#### Reassociate



- Maximize ILP
- Reduce critical path
- Beware of register pressure




### Unroll Loops

- Small loops are unrolled by OoO execution
- Unroll very small loops to reduce overhead
- Unroll large loops to expose ILP by scheduling iterations in parallel
- Only helps if iterations are independent
- Beware of register pressure

#### Unroll and Reassociate

```
loop:
  mla rl ←..., rl
  mla r2 \leftarrow ..., r2
  mla r3 \leftarrow ..., r3
  mla r4 \leftarrow \dots r4
end:
 add r0 \leftarrow r1, r2
 add rI \leftarrow r3, r4
  add r0 \leftarrow r0, r1
```



#### Unroll and Reassociate

- Difficult after instruction selection
- Handled by the loop vectorizer
- Needs to estimate register pressure on IR
- MI scheduler can mitigate some register pressure problems

#### Schedule for OoO

- No need for detailed itineraries
- New instruction scheduling models
- Schedule for register pressure and ILP
- Overlap long instruction chains
- Keep track of register pressure

```
mov (...) \rightarrow rdx

mov (...) \rightarrow rsi

lea (rsi, rdx) \rightarrow rcx

lea 32768(rsi, rdx) \rightarrow rsi

cmp 65536, rsi

jb end
```

```
test rcx, rcx
mov -32768 → rcx
cmovg r8 → rcx
```

```
end:
mov cx, (...)
```

```
mov (...) \rightarrow rdx
mov (...) \rightarrow rsi
lea (rsi, rdx) \rightarrow rcx
lea 32768(rsi, rdx) \rightarrow rsi
test rcx, rcx
mov -32768 \rightarrow rdx
cmovg r8 \rightarrow rdx
cmp 65536, rsi
cmovnb rdx \rightarrow rcx
mov cx, (...)
```


- Reduces branch predictor pressure
- Avoids expensive branch mispredictions
- Executes more instructions
- Can extend the critical path
- Includes condition in critical path

```
mov (...) \rightarrow rdx
mov (...) \rightarrow rsi
lea (rsi, rdx) \rightarrow rcx
```

lea 32768(rsi, rdx) → rsi cmp 65536, rsi jb end

```
end:
mov cx, (...)
```


test rcx, rcx mov -32768  $\rightarrow$  rcx cmovg r8  $\rightarrow$  rcx



#### Machine Trace Metrics

- Picks a trace of multiple basic blocks
- Computes CPU resources used by trace
- Computes instruction latencies
- Computes critical path and "slack"

### Slack



# Sandy Bridge

Port 0

Port I

Port 5 Port 2+3

Port 4


**ALU** VecMul Shuffle **FpDiv FpMul Blend** 

**ALU** VecAdd Shuffle **FpAdd** 


**ALU Branch** Shuffle VecLogic Blend

Load Store Address Store Data

# Throughput



# Throughput



#### Rematerialization

```
mov rl ← 123
str rl → [sp+8] loop:
loop:
...
mov rl ← 123
ldr rl ← [sp+8]
```

#### Rematerialization


```
mov rl ← 123


str rl → [sp+8] loop:

loop:

... mov rl ← 123

ldr rl ← [sp+8]
```





#### Code Motion

- Sink code back into loops
- Sometimes instructions are free
- Use registers to improve ILP

#### Code Generator

SelectionDAG

Early SSA Optimizations

**MachineTraceMetrics** 

**ILP** Optimizations

LICM, CSE, Sinking, Peephole

Leaving SSA Form

MI Scheduler

Register Allocator

# IR Optimizers

Canonicalization

**Inlining** 

Loop Vectorizer

**Loop Strength Reduction** 

SelectionDAG

Target Info

#### Future Work

- Pass ordering, canonicalization vs lowering
- Late reassociation
- Latency-aware mul/mla transformation
- Code motion, rethink spill costs
- Reverse if-conversion

### Questions?