Turning Control Flow Graphs into Callgraphs

Transformation of partitioned codes for execution in heterogeneous architectures

PABLO BARRIO TOBIAS KENTER CARLOS CARRERAS CHRISTIAN PLESSL ROBERTO SIERRA





Outline

1. Heterogeneous High Performance Computing

2. Compilation toolchain

3. Code refactoring for execution in heterogeneous platforms



Outline

1. Heterogeneous High Performance Computing

2. Compilation toolchain

3. Code refactoring for execution in heterogeneous platforms



High Performance Computing & Embedded Systems

	Embedded	HPC
Type of processors	Heterogeneous	Homogeneous
Size	Small	Massive
Memory	Shared	Distributed

but getting closer every day...




Objectives

- A code partitioner for heterogeneous architectures.
- Easy to add models for new devices and architectures.
- Partitioning based on software and hardware characteristics.
- Communications generated for **distributed memory** systems.
- Automatic parallelization, both functional and data parallel.



The solution under research



Outline


1. Heterogeneous High Performance Computing

2. Compilation toolchain

3. Code refactoring for execution in heterogeneous platforms



LLVM-based compilation toolchain



Partitioning & Mapping

```
[PartitioningPass] PARTITIONING OVERVIEW:
                  Initial exec time was 1.81e-07 s,
                  new is 1.06e-07
                  -- Speedup = 1.71e+00
[PartitionWriterPass] Generating partitioned code
PartitionWriterPass::runOnModule() -- Original
functions:
        odd with BBs:
                  entry --> CPU
        main with BBs:
                  entry --> CPU
                  3 --> CPU
                  4 --> CPU
                  beforeHeader --> CPU
                  5 --> CPU
                  6 --> CPU
                  7 --> CPU
                  8 --> CPU SIMD
                  9 --> CPU SIMD
                  11 --> CPU SIMD
                  12 --> CPU SIMD
                  13 --> CPU
                  14 --> CPU
                  afterHeader --> CPU
                                                                     14
                                                                  CFG for 'main' function
```

Outline


1. Heterogeneous High Performance Computing

2. Compilation toolchain

3. Code refactoring for execution in heterogeneous platforms



Function-based control flow



Refactoring methodology

duplicate constants

distribute globals

for every original function f

initiatorList \leftarrow find initiators(f)

create new functions(f, initiatorList)

fix branches(initiatorList)

fix phi nodes(initiatorList)

Refactoring methodology

duplicate constants

distribute globals

for every original function f

initiatorList ← find initiators(f)

create new functions(f, initiatorList)

fix branches(initiatorList)

fix phi nodes(initiatorList)





Initiator list ← find initiators(f)


Partitioning result

Initiators

Resulting functions









Refactoring methodology

duplicate constants

distribute globals

for every original function f

initiatorList ← find initiators(f)

create new functions(f, initiatorList)


fix branches(initiatorList)

fix phi nodes(initiatorList)




create new functions (f, initiatorList)

MODULE 1



Splitting functions

MODULE 1



create new functions (f, initiatorList)

MODULE 1

```
i32 f(i8* %num)
                                      declare i32 @puts(i8*)
   BB A:
                                      i32 f2(i8* %arg1, i32 %arg2)
    %3 = add i32 %2, 6
    jmp BB B
                                        BB_B:
                                         %4 = mul i32 %3, %3
       Move Basic Blocks
                                         jne BB A, BB C
                                      BB C:
                                        ret call i32 @puts(%num)
```

create new functions (f, initiatorList)

MODULE 1

```
i32 f(i8* %num)
                                      declare i32 @puts(i8*)
   BB A:
                                      i32 f2(i8* %arg1, i32 %arg2)
    %3 = add i32 %2, 6
    jmp BB_B
                                       BB_B:
                                        %4 = mul i32 %arg2, %arg2
                                        jne BB A, BB C
       Fix argument uses
                                      BB C:
                                        ret call i32 @puts(%arg1)
```

Refactoring methodology

duplicate constants

distribute globals

for every original function f

initiatorList ← find initiators(f)

create new functions(f, initiatorList)

fix branches(initiatorList)

fix phi nodes(initiatorList)



fix branches (initiatorList)

MODULE 1

MODULE 2

```
i32 f(i8* %num)

BB_A:

    %3 = add_i32_%2, 6
    %r = call i32 f2(%num, %3)
    ret %r
```

Replace old branches by function calls

```
declare i32 @puts(i8*)
i32 f2(i8* %arg1, i32 %arg2)
 BB B:
  %4 = mul_i32 \%arg2, \%arg2
  jne(fcaller, BB_C
 BB C:
  ret call i32 @puts(%arg1)
fcaller:
 %r = call i32 f(%num, %3)
```

ret %r

Refactoring methodology

duplicate constants

distribute globals

for every original function f

initiatorList ← find initiators(f)


create new functions(f, initiatorList)

fix branches(initiatorList)


fix phi nodes(initiatorList)



Loops generate recursive calls



Fixing loop recursion: a loop pass



Fixing loop recursion: final code refactoring

```
preheader:
        %cmpRes = alloca i1
        store i1 true, i1* %cmpRes
        br label %header
header:
%cond = load i1* %cmpRes
 br i1 %cond, label %postheader, label %"exit"
             postheader:
                                         DEV 1
              %3 = add i32 %2, 6
              imp label %latch
         latch:
                                         DFV 2
          %4 = mul i32 %3, %3
          %cond = icmp ne %4, 0
          store i1 %cond, i1* cmpRes
          br label %header
          exit:
          ret call i32 @puts(%num)
```

```
preheader:
f()
         %cmpRes = alloca i1
          store i1 true, i1* %cmpRes
          br label %header
header:
 %cond = load i1* %cmpRes
  br i1 %cond, label %postheader, label %"cal"
                           cal:
 postheader:
 %3 = add i32 %2, 6
                            call exit()
  call latch()
  br label %header
latch()
          latch:
           %4 = mul i32 %3, %3
           %cond = icmp ne %4, 0
           store i1 %cond, i1* cmpRes
           ret
exit()
           exit:
```

ret call i32 @puts(%num)




Output from the tool

```
Time profiling hello.ir
[HPCmap] Parsing module hello.ir...
[ReadArchPass] Parsing architecture ../architectures/CPU SIMD.arch...
[EstimationPass] Estimating from profiling information...
[PartitioningPass] PARTITIONING OVERVIEW:
[PartitioningPass] Initial exec time was 1.81e-07 s, new is 1.06e-07 -- Speedup = 1.71e+00
[LoopRecursionBreakPass] Analyzing loop 5 <-> 12
[PartitionWriterPass] Generating partitioned code
PartitionWriterPass::runOnModule() -- Original module's functions:
            odd with BBs:
                        entry --> CPU
            main with BBs:
                        entry --> CPU
                        3 --> CPU
PartitionWriterPass::find initiators() -- Inspecting function main()
            Trivial initiators:
            Entry block initiator: entry
            Nontrivial initiators:
                        14
PartitionWriterPass::create new Fs() -- Splitting up function main
            Function main1 CPU inserted in module CPU.part
            Moving BB 14 from function main to function main1 CPU
PartitionWriterPass::branches_to_fcalls() -- Fixing branches:
            to BB entry, moved to function main
            to BB 14, moved to function main1 CPU
PartitionWriterPass::fix initiator phis() -- Initiators:
            main2 CPU::5
                        2 phis updated
[PartitionWriterPass] Module CPU.part generated
[PartitionWriterPass] Module CPU SIMD.part generated
Partitioned hello.ir
```



Preliminary results





Conclusions

- Compilation toolchain for heterogeneous architectures
- Code refactoring based on splitting functions into smaller ones.
- Removed recursion generated by loops being transformed into functions.
- The function call approach does not introduce a significant overhead so far.

Work in progress...

IN THE REFACTORING PASS

Execute in a real architecture (one executable per device)
Distributed memory
Automatic communications

IN THE COMPLETE TOOLCHAIN

Identification of parallelism

Data partitioning

Improve estimation, partitioning heuristics, profiling...

```
[PartitioningPass] Initial exec time was 1.81e-07 s, new is 1.06e-07 -- Speedup = 1.71e+00
                                            Ingeniería
                                            Electrónica
[PartitionWriterPass] Genera Universidad Politécnica de Madrid
                                               ecting function main()
```

```
[PartitioningPass] Initial exec time was 1.81e-07 s, new is 1.06e-07 -- Speedup = 1.71e+00
                                            Ingeniería
                                            Electrónica
[PartitionWriterPass] Genera Universidad Politécnica de Madrid
                                               ecting function main()
```

```
[PartitioningPass] Initial exec time was 1.81e-07 s, new is 1.06e-07 -- Speedup = 1.71e+00
                                            Ingeniería
                                            Electrónica
[PartitionWriterPass] Genera Universidad Politécnica de Madrid
                                               ecting function main()
```

```
[PartitioningPass] Initial exec time was 1.81e-07 s, new is 1.06e-07 -- Speedup = 1.71e+00
                                            Ingeniería
                                            Electrónica
[PartitionWriterPass] Genera Universidad Politécnica de Madrid
                                               ecting function main()
```

```
[PartitioningPass] Initial exec time was 1.81e-07 s, new is 1.06e-07 -- Speedup = 1.71e+00
                                            Ingeniería
                                            Electrónica
[PartitionWriterPass] Genera Universidad Politécnica de Madrid
                                               ecting function main()
```