# MIR-Canon: Improving Code Diff Through Canonical Transformation

Puyan Lotfi Apple Inc.

### What is MIR?

• MIR (Machine IR) is the newer IR form for MachineInstrs.

### What is MIR?

```
bb.0:
 liveins: $w0, $x1, $x2
 \frac{\%}{1:}gpr64 = COPY \$x1
 \%0:gpr32 = COPY $w0
 %2:gpr32 = COPY $wzr
 \%3:gpr64sp = COPY $sp
 %foo1:fpr64 = FMOVDi 28
 %foo2:fpr64 = LDRDui %stack.1, 0
 %foo3:fpr64 = LDRDui %stack.2, 0
 %foo4:fpr64 = FMULDrr %foo2, %foo3
 %foo5:fpr64 = FDIVDrr %foo4, %foo3
 %4:gpr32 = MOVi32imm 8
 %vreg234_0:gpr32 = COPY $w0
 %foo:gpr32 = MOVi32imm 0
 $w0 = COPY %foo
  $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0, \
                     %vreg645646_1, %subreg.dsub1
 RET_ReallyLR implicit $x2
```

### What is MIR-Canon?

- A new pass that canonically transforms Machine IR (MIR).
- Reduces register naming and scheduling differences.
- The goal is to make semantic differences stand out.

### Problem Statement

```
bb.0:
                                                                                 bb.0:
     liveins: $w0, $x1, $x2
                                                                                   liveins: $w0, $x1, $x2
                                                                                   STRWui %5, %stack.0, 0 :: (store 4)
     \%0:gpr32 = COPY $w0
                                                                                   \%0:gpr32 = COPY $w0
     %2:gpr32 = COPY $wzr
     STRWui %2, %stack.0, 0 :: (store 4)
     STRWui %0, %stack.1, 0 :: (store 4)
                                                                                   STRWui %0, %stack.1, 0 :: (store 4)
                                                                                   %1:gpr64 = COPY $x1
                                                                                   STRXui %1, %stack.2, 0 :: (store 8)
     STRXui %1, %stack.2, 0 :: (store 8)
                                                                                                   N 8, 0, implicit-def $sp, implicit $sp
             4sp = COPY $sp
         1:fpr64 = FMOVDi 28
     BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implic
                                                                                   BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implic
                                             $sp, implicit $sp
     ADJCALLSTACKUP 8, 0, implicit-def
                                                                                   ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                   ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKDOWN 0, 0, implicit-def
                                             ad $sp, implicit $sp
                                                                                   ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
                                            d_$sp, implicit $sp
     ADJCALLSTACKUP 0, 0, implicit-def
                                                                                   $w0 = COPY %zer0
$x2 = REG SEOUENCE %vrea123 0. %subrea.dsub0. %vrea123 1. %subrea.dsu
     $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0, %vreg645646_1, %subreg.
RET_ReallyLR implicit $x2
                                                                                   RET_ReallyLR implicit $x2
                                                                        95% test2.mir
test1.mir
                                                         41,1
                                                                                                                                                      95%
```

### More Ideal Situation

```
bb.0:
                                                                                bb.0:
     %namedVReg4352:gpr32 = MOVi32imm 8
                                                                                  %namedVReg4352:gpr\frac{64}{64} = \frac{\text{MOV} \cdot 64}{100} \text{imm} 8
     %namedVReg4353:gpr32 = MOVi32imm 0
                                                                                  %namedVReg4353:gpr32 = MOVi32imm 0
     %namedVReg4354:fpr64 = FMOVDi 28
                                                                                  %namedVReg4354:fpr64 = FMOVDi 28
     %namedVReg4355:gpr64 = COPY $x1
                                                                                  %namedVReg4355:gpr64 = COPY $x1
     %namedVReg4356:gpr32 = COPY $wzr
                                                                                  %namedVReg4356:gpr32 = COPY $wzr
     STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
                                                                                  STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
                                                                                  %namedVReg1355:gpr32 = COPY $w0
     %namedVReg1355:gpr32 = COPY $w0
     STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                  STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
     STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                  STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                  ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
     %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                  %namedVReg1371:fpr64 = LDRDui %stack.1, 0
     %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                  %namedVReg1364:fpr64 = LDRDui %stack.2, 0
     %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                  %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
     %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                  %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                  %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
     %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
     %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
                                                                                  %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
     %namedVReg1362:gpr64sp = COPY $sp
                                                                                  %namedVReg1362:gpr64sp = COPY $sp
     %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                  %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                  STRDui %namedVReg1361, %namedVReg1362, 0
     STRDui %namedVReg1361, %namedVReg1362, 0
     STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                  STRXui %namedVReg4352, %namedVReg1362, 0 :: (store 8)
     %namedVReg1375:gpr64 = MOVaddr target-flags(aarch64-page) @.str, targ
                                                                                  %namedVReg1374:gpr64 = MOVaddr target-flags(aarch64-page) @.str, targ
     x0 = COPY %namedVReg137
                                                                                  x0 = COPY %namedVReg137
     BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implic
                                                                                 BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implic
     ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                  ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
                                                                                  ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
                                                                                  ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
     $w0 = COPY %namedVReg4353
                                                                                  $w0 = COPY %namedVReg4353
     %namedVReg1377:gpr32 = COPY $w0
                                                                                  %namedVReg1376:gpr32 = COPY $w0
                                                                                  $x2 = REG_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %su
     $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg4356, %su
     RET_ReallyLR implicit $x2
                                                                                  RET_ReallyLR implicit $x2
test1.canon.mir [+]
                                                         79,1
                                                                        98% test2.canon.mir [+]
                                                                                                                                     79.0-1
```

### MIR-Canon

Can be invoked through IIc:

llc -run-pass mir-canonicalizer -o - foo.mir

### Rationale

- Wanted a tool for improving the state of code diff as well as code verification.
  - Has to be more than just trivial sorting and renaming.
  - We did not want to build yet another diff tool.
  - Must preserve semantics.
- We wanted to improve the process of comparing MIR produced from identical IR applied with different passes.
- Initially used for GloballSel vs DAGISel verification.

### Considerations


- Analyze one file at a time as a generic machine pass.
- Leverage existing diff tools.
- Def-use graph used to represent program semantics?
- Could we alphabetical reorder based on dump output?

### Getting to a more canonical form???

```
bb.0:
 liveins: $w0, $x1, $x2
 %1:gpr64 = COPY $x1
 %0:gpr32 = COPY $w0
 %2:gpr32 = COPY $wzr
 STRWui %2, %stack.0, 0 :: (store 4)
 STRWui %0, %stack.1, 0 :: (store 4)
 STRXui %1, %stack.2, 0 :: (store 8)
 ADJCALLSTACKDOWN 8, 0, implicit-def dead $sp, implicit $sp
 %3:gpr64sp = COPY $sp
 %foo1:fpr64 = FMOVDi 28
 %foo2:fpr64 = LDRDui %stack.1, 0
 %foo3:fpr64 = LDRDui %stack.2, 0
 %foo4:fpr64 = FMULDrr %foo2, %foo3
 %foo5:fpr64 = FDIVDrr %foo4, %foo3
 %4:gpr32 = MOVi32imm 8
 %vreg234_0:gpr32 = COPY $w0
 %foo6:fpr64 = FSUBDrr %foo4, %foo5
 %foo7:fpr64 = FMULDrr %foo6, %foo1
 %5:gpr64 = SUBREG_TO_REG ∅, killed %4, %subreg.sub_32
 %foo8:fpr64 = FSUBDrr %foo7, %foo3
 STRDui %foo8, %3, 0
 STRXui killed %5, %3, 0 :: (store 8)
 %6:gpr64 = MOVaddr target-flags(aarch64-page) @.str,...
 x0 = COPY \%6
 %vreg645646_1:gpr32 = COPY %2
 BL @printf, csr_aarch64_aapcs, implicit-def $lr,...
 ADJCALLSTACKUP 8, 0, implicit-def dead $sp, implicit $sp
 ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
 ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
 %foo:gpr32 = MOVi32imm 0
  $w0 = COPY %foo
 $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0,
                    %vreg645646_1, %subreg.dsub1
 RET_ReallyLR implicit $x2
```

### Getting to a more canonical form???

```
bb.0:
 liveins: $w0, $x1, $x2
 %1:gpr64 = COPY $x1
 %0:gpr32 = COPY $w0
 %2:gpr32 = COPY $wzr
 STRWui %2, %stack.0, 0 :: (store 4)
 STRWui %0, %stack.1, 0 :: (store 4)
 STRXui %1, %stack.2, 0 :: (store 8)
 ADJCALLSTACKDOWN 8, 0, implicit-def dead $sp, implicit $sp
 %3:gpr64sp = COPY $sp
 %foo1:fpr64 = FMOVDi 28
 %foo2:fpr64 = LDRDui %stack.1, 0
 %foo3:fpr64 = LDRDui %stack.2, 0
 %foo4:fpr64 = FMULDrr %foo2, %foo3
 %foo5:fpr64 = FDIVDrr %foo4, %foo3
 %4:gpr32 = MOVi32imm 8
 %vreg234_0:gpr32 = COPY $w0
 %foo6:fpr64 = FSUBDrr %foo4, %foo5
 %foo7:fpr64 = FMULDrr %foo6, %foo1
 %5:gpr64 = SUBREG_TO_REG 0, killed %4, %subreg.sub_32
 %foo8:fpr64 = FSUBDrr %foo7, %foo3
 STRDui %foo8, %3, 0
 STRXui killed %5, %3, 0 :: (store 8)
 %6:gpr64 = MOVaddr target-flags(aarch64-page) @.str,...
 x0 = COPY \%6
 %vreg645646_1:gpr32 = COPY %2
 BL @printf, csr_aarch64_aapcs, implicit-def $lr,...
 ADJCALLSTACKUP 8, 0, implicit-def dead $sp, implicit $sp
 ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
 ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
 %foo:gpr32 = MOVi32imm 0
  $w0 = COPY %foo
 $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0,
                    %vreg645646_1, %subreg.dsub1
 RET_ReallyLR implicit $x2
```



### Getting to a more canonical form???

```
bb.0:
 liveins: $w0, $x1, $x2
 %1:gpr64 = COPY $x1
 %0:gpr32 = COPY $w0
 %2:gpr32 = COPY $wzr
 STRWui %2, %stack.0, 0 :: (store 4)
 STRWui %0, %stack.1, 0 :: (store 4)
 STRXui %1, %stack.2, 0 :: (store 8)
 ADJCALLSTACKDOWN 8, 0, implicit-def dead $sp, implicit $sp
 %3:qpr64sp = COPY $sp
 %foo1:fpr64 = FMOVDi 28
 %foo2:fpr64 = LDRDui %stack.1, 0
 %foo3:fpr64 = LDRDui %stack.2, 0
 %foo4:fpr64 = FMULDrr %foo2, %foo3
 %foo5:fpr64 = FDIVDrr %foo4, %foo3
 %4:gpr32 = MOVi32imm 8
 %vreg234_0:gpr32 = COPY $w0
 %foo6:fpr64 = FSUBDrr %foo4, %foo5
 %foo7:fpr64 = FMULDrr %foo6, %foo1
 %5:gpr64 = SUBREG_TO_REG 0, killed %4, %subreg.sub_32
  %foo8:fpr64 = FSUBDrr %foo7, %foo3
 STRDui %foo8, %3, 0
 STRXui killed %5, %3, 0 :: (store 8)
 %6:gpr64 = MOVaddr target-flags(aarch64-page) @.str,...
 x0 = COPY \%6
 %vreg645646_1:gpr32 = COPY %2
 BL @printf, csr_aarch64_aapcs, implicit-def $lr,...
 ADJCALLSTACKUP 8, 0, implicit-def dead $sp, implicit $sp
 ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
 ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
 %foo:gpr32 = MOVi32imm 0
  $w0 = COPY %foo
 $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0,
                    %vreg645646_1, %subreg.dsub1
 RET_ReallyLR implicit $x2
```

```
bb.0:
 %namedVReg4352:gpr32 = MOVi32imm 8
 %namedVReg4353:gpr32 = MOVi32imm 0
 %namedVReg4354:fpr64 = FMOVDi 28
 %namedVReg4355:gpr64 = COPY $x1
 %namedVReg4356:gpr32 = COPY $wzr
 STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
  %namedVReg1355:gpr32 = COPY $w0
 STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
  STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
  ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
  %namedVReg1371:fpr64 = LDRDui %stack.1, 0
 %namedVReg1364:fpr64 = LDRDui %stack.2, 0
  %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
  %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
  %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
  %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
  %namedVReg1362:gpr64sp = COPY $sp
  %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
  STRDui %namedVReg1361, %namedVReg1362, 0
  %namedVReg1373:gpr64 = SUBREG_TO_REG 0, %namedVReg4352, %subreg.sub_32
  STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
  %namedVReg1375:gpr64 = MOVaddr target-flags(aarch64-page) @.str, ...
  x0 = COPY %namedVReg1375
 BL @printf, csr_aarch64_aapcs, implicit-def $lr, ...
  ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
  ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
  ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
  $w0 = COPY %namedVReg4353
  %namedVReg1377:gpr32 = COPY $w0
  $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0,
                    %namedVReg4356, %subreg.dsub1
 RET_ReallyLR implicit $x2
```

### Algorithmic Details

#### Techniques:

- 1. Virtual Register Renaming
- 2. Instruction Reordering
- 3. Code Folding

#### Design Decisions:

- ISA Agnostic: Works on all ISAs; no opcode rewriting.
- Local: For each basic block in Reverse Post Order.

Def-Use Walk Virtual Register Renaming for a given basic block:

- 1. Scan basic block for side-effects (writes to phyregs or memory).
- 2. For each side-effecting instruction walk the def-use graph. Let the walk ordering determine a renaming scheme for the virtual registers encountered in the walk.
- 3. The high-level goal is to let the def-use chain determine the VReg names.

```
STRWui %2, %stack.0, 0 :: (store 4)
STRWui %0, %stack.1, 0 :: (store 4)
STRXui %1, %stack.2, 0 :: (store 8)
ADJCALLSTACKDOWN 8, 0, ...
%3:gpr64sp = COPY $sp
%foo1:fpr64 = FMOVDi 28
%foo2:fpr64 = LDRDui %stack.1, 0
%foo3:fpr64 = LDRDui %stack.2, 0
%foo4:fpr64 = FMULDrr %foo2, %foo3
%foo5:fpr64 = FDIVDrr %foo4, %foo3
%4:gpr32 = MOVi32imm 8
%vreg234_0:gpr32 = COPY $w0
%foo6:fpr64 = FSUBDrr %foo4, %foo5
%foo7:fpr64 = FMULDrr %foo6, %foo1
%5:gpr64 = SUBREG_TO_REG ...
%foo8:fpr64 = FSUBDrr %foo7, %foo3
STRDui %foo8, %3, 0
STRXui killed %5, %3, 0 :: (store 8)
%6:gpr64 = MOVaddr ...
x0 = COPY \%6
```

#### Identify side-effecting instructions:

```
STRWui %2, %stack.0, 0 :: (store 4)
STRWui %0, %stack.1, 0 :: (store 4)
STRXui %1, %stack.2, 0 :: (store 8)
ADJCALLSTACKDOWN 8, 0, ...
%3:gpr64sp = COPY $sp
%foo1:fpr64 = FMOVDi 28
%foo2:fpr64 = LDRDui %stack.1, 0
%foo3:fpr64 = LDRDui %stack.2, 0
%foo4:fpr64 = FMULDrr %foo2, %foo3
%foo5:fpr64 = FDIVDrr %foo4, %foo3
%4:gpr32 = MOVi32imm 8
%vreg234_0:gpr32 = COPY $w0
%foo6:fpr64 = FSUBDrr %foo4, %foo5
%foo7:fpr64 = FMULDrr %foo6, %foo1
%5:gpr64 = SUBREG_TO_REG ...
%foo8:fpr64 = FSUBDrr %foo7, %foo3
STRDui %foo8, %3, 0
STRXui killed %5, %3, 0 :: (store 8)
%6:gpr64 = MOVaddr ...
x0 = COPY %6
```

#### **Identify side-effecting instructions:**


```
STRWui %2, %stack.0, 0 :: (store 4)
 STRWui %0, %stack.1, 0 :: (store 4)
→ STRXui %1, %stack.2, 0 :: (store 8)
   ADJCALLSTACKDOWN 8, 0, ...
   %3:gpr64sp = COPY $sp
   %foo1:fpr64 = FMOVDi 28
   %foo2:fpr64 = LDRDui %stack.1, 0
   %foo3:fpr64 = LDRDui %stack.2, 0
   %foo4:fpr64 = FMULDrr %foo2, %foo3
   %foo5:fpr64 = FDIVDrr %foo4, %foo3
   %4:gpr32 = MOVi32imm 8
   %vreg234_0:gpr32 = COPY $w0
   %foo6:fpr64 = FSUBDrr %foo4, %foo5
   %foo7:fpr64 = FMULDrr %foo6, %foo1
   %5:gpr64 = SUBREG_TO_REG ...
   %foo8:fpr64 = FSUBDrr %foo7, %foo3
  STRDui %foo8, %3, 0
   STRXui killed %5, %3, 0 :: (store 8)
   %6:gpr64 = MOVaddr ...
   x0 = COPY \%6
```

Identify side-effecting instructions (memory stores or physreg writes):

```
STRWui %2, %stack.0, 0 :: (store 4)
→ STRWui %0, %stack.1, 0 :: (store 4)
→ STRXui %1, %stack.2, 0 :: (store 8)
   ADJCALLSTACKDOWN 8, 0, ...
   %3:gpr64sp = COPY $sp
   %foo1:fpr64 = FMOVDi 28
   %foo2:fpr64 = LDRDui %stack.1, 0
   %foo3:fpr64 = LDRDui %stack.2, 0
   %foo4:fpr64 = FMULDrr %foo2, %foo3
   %foo5:fpr64 = FDIVDrr %foo4, %foo3
   %4:gpr32 = MOVi32imm 8
   %vreg234_0:gpr32 = COPY $w0
   %foo6:fpr64 = FSUBDrr %foo4, %foo5
   %foo7:fpr64 = FMULDrr %foo6, %foo1
   %5:gpr64 = SUBREG_TO_REG ...
   %foo8:fpr64 = FSUBDrr %foo7, %foo3
  STRDui %foo8, %3, 0
   STRXui killed %5, %3, 0 :: (store 8)
   %6:gpr64 = MOVaddr ...
   x0 = COPY \%6
```


Identify side-effecting instructions (memory stores or physreg writes):

```
STRWui %2, %stack.0, 0 :: (store 4)
STRWui %0, %stack.1, 0 :: (store 4)
STRXui %1, %stack.2, 0 :: (store 8)
 ADJCALLSTACKDOWN 8, 0, ...
 %3:gpr64sp = COPY $sp
 %foo1:fpr64 = FMOVDi 28
 %foo2:fpr64 = LDRDui %stack.1, 0
 %foo3:fpr64 = LDRDui %stack.2, 0
 %foo4:fpr64 = FMULDrr %foo2, %foo3
 %foo5:fpr64 = FDIVDrr %foo4, %foo3
 %4:gpr32 = MOVi32imm 8
 %vreg234_0:gpr32 = COPY $w0
 %foo6:fpr64 = FSUBDrr %foo4, %foo5
 %foo7:fpr64 = FMULDrr %foo6, %foo1
 %5:gpr64 = SUBREG_TO_REG ...
 %foo8:fpr64 = FSUBDrr %foo7, %foo3
STRDui %foo8, %3, 0
 STRXui killed %5, %3, 0 :: (store 8)
 %6:gpr64 = MOVaddr ...
 x0 = COPY \%6
```



Identify side-effecting instructions (memory stores or physreg writes):

```
STRWui %2, %stack.0, 0 :: (store 4)
STRWui %0, %stack.1, 0 :: (store 4)
STRXui %1, %stack.2, 0 :: (store 8)
 ADJCALLSTACKDOWN 8, 0, ...
 \%3:gpr64sp = COPY $sp
 %foo1:fpr64 = FMOVDi 28
 %foo2:fpr64 = LDRDui %stack.1, 0
 %foo3:fpr64 = LDRDui %stack.2, 0
 %foo4:fpr64 = FMULDrr %foo2, %foo3
 %foo5:fpr64 = FDIVDrr %foo4, %foo3
%4:gpr32 = MOVi32imm 8
%vreg234_0:gpr32 = COPY $w0
 %foo6:fpr64 = FSUBDrr %foo4, %foo5
 %foo7:fpr64 = FMULDrr %foo6, %foo1
 %5:gpr64 = SUBREG_TO_REG ...
 %foo8:fpr64 = FSUBDrr %foo7, %foo3
STRDui %foo8, %3, 0
 STRXui killed %5, %3, 0 :: (store 8)
 %6:gpr64 = MOVaddr ...
 x0 = COPY \%6
```




```
→ STRWui %2, %stack.0, 0 :: (store 4)
→ STRWui %0, %stack.1, 0 :: (store 4)
→ STRXui %1, %stack.2, 0 :: (store 8)
→ STRDui %foo8, %3, 0
→ STRXui killed %5, %3, 0 :: (store 8)
→ $x0 = COPY %6
```

Identify side-effecting instructions (memory stores or physreg writes):

```
STRWui %2, %stack.0, 0 :: (store 4)
STRWui %0, %stack.1, 0 :: (store 4)
STRXui %1, %stack.2, 0 :: (store 8)
 ADJCALLSTACKDOWN 8, 0, ...
 \%3:gpr64sp = COPY $sp
 %foo1:fpr64 = FMOVDi 28
 %foo2:fpr64 = LDRDui %stack.1, 0
 %foo3:fpr64 = LDRDui %stack.2, 0
 %foo4:fpr64 = FMULDrr %foo2, %foo3
 %foo5:fpr64 = FDIVDrr %foo4, %foo3
%4:gpr32 = MOVi32imm 8
%vreg234_0:gpr32 = COPY $w0
 %foo6:fpr64 = FSUBDrr %foo4, %foo5
 %foo7:fpr64 = FMULDrr %foo6, %foo1
 %5:gpr64 = SUBREG_TO_REG ...
 %foo8:fpr64 = FSUBDrr %foo7, %foo3
STRDui %foo8, %3, 0
 STRXui killed %5, %3, 0 :: (store 8)
 %6:gpr64 = MOVaddr ....
 x0 = COPY \%6
```

#### **Process in bottom up order:**



```
→ $x0 = COPY %6

→ STRXui killed %5, %3, 0 :: (store 8)

→ STRDui %foo8, %3, 0

→ STRXui %1, %stack.2, 0 :: (store 8)


→ STRWui %0, %stack.1, 0 :: (store 4)


→ STRWui %2, %stack.0, 0 :: (store 4)
```

#### For each side-effect we do a bottom Up def-use Graph Walk:



#### Note:






For each side-effect we do a bottom Up def-use Graph Walk:

#### Naming strategy, VReg Number Cursor:


```
class Cursor {
  void SkipVRegs(unsigned I); // Skips VNumber Modulo M
  Cursor() {
    SkipVRegs(MRI.createIncompleteVirtualRegister());
  }
  unsigned createVReg(const TargetRegisterClass *RC);
};
```




For each side-effect we do a bottom Up def-use Graph Walk:

#### Naming strategy, VReg Number Cursor:


- The cursor rounds up vreg numbers to the same value for similar programs with high confidence.
- The cursor also increments the number used in the vreg name for each call to createVirtualRegister().
- The cursor also rounds up for every walk.




#### For each side-effect we do a bottom Up def-use Graph Walk:




# Note:







#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:




#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:




#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:




#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:



#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:



#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:



#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:



#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:



#### For each side-effect we do a bottom Up def-use Graph Walk:




#### Note:



#### For each side-effect we do a bottom Up def-use Graph Walk:



#### Note:



- Works because we process side-effecting instruction def-use graphs in a canonical order:
  - Canonical order for each basic block (RPO).
  - Canonical order for each side-effecting instruction.
- Major assumptions for two similar programs:
  - Side-effects should be roughly the same.
  - CFGs should be roughly the same.

# Register Renaming: Results

```
local-offset: -4, di-variable: '', di-expression: '', di-location: '' }
                                                                                        local-offset: -4, di-variable: '', di-expression: '', di-location: '' }
   - { id: 1, type: default, offset: 0, size: 4,
                                                                                   - { id: 1, type: default, offset: 0, size: 4,
       alignment: 4, stack-id: 0, callee-saved-register: '', callee-saved-rest
                                                                                       alignment: 4, stack-id: 0, callee-saved-register: '', callee-saved-rest
                                                                                     2 lines: local-offset: -8, di-variable: '', di-expression: '', di-locati
 +-- 2 lines: local-offset: -8, di-variable: '', di-expression: '', di-locati + +--
       alignment: 8, stack-id: 0, callee-saved-register: '', callee-saved-rest
                                                                                       alignment: 8, stack-id: 0, callee-saved-register: '', callee-saved-rest
       local-offset: -16, di-variable: '', di-expression: '', di-location: ''
                                                                                       local-offset: -16, di-variable: '', di-expression: '', di-location: ''
 constants:
                                                                                 constants:
                                                                                 body:
 body:
                                                                                   bb.0:
   bb.0:
     liveins: $w0, $x1, $x2
                                                                                     liveins: Sw0, $x1, $x2
                                                                                     STRWui %5, %stack.0, 0 :: (store 4)
     %0:gpr32 = COPY $w0
                                                                                     \%0:gpr32 = COPY $w0
     %2:gpr32 = COPY $wzr
     STRWui %2, %stack.0, 0 :: (store 4)
     STRWui %0, %stack.1, 0 :: (store 4)
                                                                                     STRWui %0, %stack.1, 0 :: (store 4)
                                                                                     %1:gpr64 = COPY $x1
     STRXui %1, %stack.2, 0 :: (store 8)
                                                                                     STRXui %1, %stack.2, 0 :: (store 8)
                                                                                          1:fpr64 = FMOVDi 28
         1:fpr64 = FMOVDi 28
                                                                                     $x0 = COPY %7
                                                                                     BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
     BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
     ADJCALLSTACKUP 8, 0, implicit-def
                                                                                     ADJCALLSTACKUP 8, 0, implicit—def $sp, implicit $sp
                                            $sp, implicit 5sp
     ADJCALLSTACKDOWN 0, 0, implicit—def
                                              $sp, implicit $sp
                                                                                     ADJCALLSTACKDOWN 0, 0, implicit—def $sp, implicit $sp
      ADJCALLSTACKUP 0, 0, implicit-def
                                            _$sp, implicit Ssp
                                                                                     ADJCALLSTACKUP 0, 0, implicit-def Ssp, implicit $sp
                                                                                     $x2 = REC
     $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0, %vreg645646_1, %subreg.dsub
                                                                                     RET_ReallyLR implicit $x2
     RET ReallyLR implicit $x2
                                                                           Bot test2.mir
                                                            37,1
                                                                                                                                            42,1
test1.mir
```

# Register Renaming: Results

```
- { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
                                                                                    - { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
       stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
                                                                                        stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
       local-offset: -16, di-variable: '', di-expression: '', di-location: ''
                                                                                        local-offset: -16, di-variable: '', di-expression: '', di-location: '
 constants:
                                                                                  constants:
 body:
                                                                                  body:
   bb.0:
                                                                                   bb.0:
     %namedVReg1358:gpr64 = COPY $x1
      %namedVReg1355:gpr32 = COPY $w0
     %namedVReg1352:gpr32 = COPY $wzr
                                                                                      %namedVReg1352:gpr32 = COPY $wzr
                                                                                      STRWui %namedVReg1352, %stack.0, 0 :: (store 4)
     STRWui %namedVReg1352, %stack.0, 0 :: (store 4)
                                                                                      %namedVReg1355:gpr32 = COPY $w0
     STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                      STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                      %namedVReg1358:gpr64 = COPY $x1
                                                                                      STRXui %namedVReg1358, %stack.2, 0 :: (store 8)
     STRXui %namedVReg1358, %stack.2, 0 :: (store 8)
                                                                                      %namedVReg1377:gpr32 = COPY $w0
      ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKDOWN 8, 0, implicit—def $sp, implicit $sp
     %namedVReq1362:qpr64sp = COPY $sp
      %namedVReg1367:fpr64 = FMOVDi 28
                                                                                      %namedVReg1367:fpr64 = FMOVDi 28
                                                                                      %namedVReg1376:gpr32 = MOVi32imm 0
                                                                                      %namedVReg1378:gpr32 = COPY %namedVReg1352
     %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                      %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                      %namedVReg1373:gpr64 = MOVi64imm 8
     %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                      %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                      %namedVReg1362:gpr64sp = COPY $sp
      %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                      %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
      %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                      %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
      %namedVReg1374:gpr32 = MOVi32imm 8
      %namedVReg1377:gpr32 = COPY $w0
      %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
                                                                                      %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
      %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg1367
                                                                                      %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg1367
     %namedVReg1373:gpr64 = SUBREG_TO_REG 0, %namedVReg1374, %subreg.sub_32.
      %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                      %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
     STRDui %namedVReg1361, %namedVReg1362, 0
                                                                                      STRDui %namedVReg1361, %namedVReg1362, 0
     STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                      STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                      %namedVReg1375:gpr64 = MOVaddr target-flags(aarch64-page) @.str, target-f
      %namedVReg1375:gpr64 = M0Vaddr target-flags(aarch64-page) @.str, target-f
       <0 = COPY %namedVReg1375</pre>
                                                                                                              = COPY %namedVReg1375
      BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
                                                                                      BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
      ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKUP 8, 0, implicit—def $sp, implicit $sp
      ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKDOWN 0, 0, implicit—def Ssp, implicit $sp
                                                                                      ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
      %namedVReg1376:gpr32 = M0Vi32imm 0
      $w0 = COPY %namedVReg1376
                                                                                      $w0 = COPY %namedVReg1376
      $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg1378, %subreg
                                                                                      $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg1378, %subreg
                                                                                      RET_ReallyLR implicit $x2
      RET_ReallyLR implicit $x2
                                                                                  ...
                                                            93,1
                                                                            <u>All</u>test2.canon.du-rename-only.mir
<u>test1.canon.du-rename-only.mir</u>
"test2.canon.du-rename-only.mir" 93L, 3569C
```

### Instruction Reordering

Def-Use Distance Reduction:

Moves defs of a common user closer to the user.

 Works because there are less differences when defs and uses are closer together versus being interspersed throughout a given basic block.

```
%vreg234_0:gpr32 = COPY $w0
%foo6:fpr64 = FSUBDrr %foo4, %foo5
%foo7:fpr64 = FMULDrr %foo6, %foo1
%5:gpr64 = SUBREG_TO_REG 0, killed %4, %subreg.sub_32
%foo8:fpr64 = FSUBDrr %foo7, %foo3
STRDui %foo8, %3, 0
STRXui killed %5, %3, 0 :: (store 8)
%6:gpr64 = MOVaddr target-flags(aarch64-page) @.str,...
$x0 = COPY \%6
%vreg645646_1:gpr32 = COPY \%2
BL @printf, csr_aarch64_aapcs, implicit-def $1r,...
ADJCALLSTACKUP 8, 0, implicit-def dead $sp, implicit $sp
ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
%foo:gpr32 = MOVi32imm 0
$w0 = COPY %foo
$x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0, %vreg645646_1, %subreg.dsub1
```

```
def \rightarrow \text{%vreg234\_0:gpr32} = COPY $w0
       %foo6:fpr64 = FSUBDrr %foo4, %foo5
       %foo7:fpr64 = FMULDrr %foo6, %foo1
       %5:gpr64 = SUBREG_TO_REG 0, killed %4, %subreg.sub_32
       %foo8:fpr64 = FSUBDrr %foo7, %foo3
       STRDui %foo8, %3, 0
       STRXui killed %5, %3, 0 :: (store 8)
       %6:gpr64 = MOVaddr target-flags(aarch64-page) @.str,...
       x0 = COPY \%6
def → %vreg645646_1:gpr32 = COPY %2
       BL @printf, csr_aarch64_aapcs, implicit-def $1r,...
       ADJCALLSTACKUP 8, 0, implicit-def dead $sp, implicit $sp
       ADJCALLSTACKDOWN 0, 0, implicit-def dead $sp, implicit $sp
       ADJCALLSTACKUP 0, 0, implicit-def dead $sp, implicit $sp
       %foo:gpr32 = MOVi32imm 0
       $w0 = COPY %foo
user → $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0, %vreg645646_1, %subreg.dsub1
```

```
def → %vreg234_0:gpr32 = COPY $w0
...
def → %vreg645646_1:gpr32 = COPY %2
...
user → $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0, %vreg645646_1, %subreg.dsub1
```

```
def > %vreg234_0:gpr32 = COPY $w0
...
def > %vreg645646_1:gpr32 = COPY %2
...
user > $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0, %vreg645646_1, %subreg.dsub1
```



```
def → %vreg234_0:gpr32 = COPY $w0
...
def → %vreg645646_1:gpr32 = COPY %2
...
user → $x2 = REG_SEQUENCE %vreg234_0, %subreg.dsub0, %vreg645646_1, %subreg.dsub1
```



```
def → %namedVReg1377:gpr32 = COPY %2
def → %namedVReg1378:gpr32 = COPY $w0
user → $x2 = REG_SEQUENCE %namedVReg1378, %subreg.dsub0, %namedVReg1377, %subreg.dsub1
```

### Def-Use Distance Reduction: Results

#### **Before:**

RET\_ReallyLR implicit \$x2

```
STRXui %namedVReg1358, %stack.2, 0 :: (store 8)

description of the state of the s
```

#### **After:**

```
STRXui %namedVReg1358, %stack.2, 0 :: (store 8)

ADJCALLSTACKDOWN 8, 0, implicit—def $sp, implicit $sp %namedVReg1367:fpr64 = FMOVDi 28 %namedVReg1376:gpr32 = MOVi32imm 0

%namedVReg1371:fpr64 = LDRDui %stack.1, 0 %namedVReg1373:gpr64 = MOVi64imm 8

...

%namedVReg1377:gpr32 = COPY $w0

%namedVReg1378:gpr32 = COPY %namedVReg1352
$x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg1378, %subreg.dsub1
RET_ReallyLR implicit $x2
```

### Instruction Reordering

Independent Instruction Hoisting:

Moves a given instruction that can be placed at any point all in the same place as long a they are prior to the first user.

The top of the basic block is the most convenient placement.

# Independent Instruction Hoisting

• Determines if an instruction's semantics is independent of its placement in the basic block and if so then hoist to the top of the block.

```
→ %1:gpr64 = COPY $x1

→ %0:gpr32 = COPY $w0

→ %2:gpr32 = COPY $wzr

...

→ %foo1:fpr64 = FMOVDi 28

...


→ %4:gpr32 = MOVi32imm 8

...

→ %foo:gpr32 = MOVi32imm 0

...

RET_ReallyLR implicit $x2
```




```
→ %1:gpr64 = COPY $x1
→ %0:gpr32 = COPY $w0
→ %2:gpr32 = COPY $wzr
→ %foo1:fpr64 = FMOVDi 28
→ %4:gpr32 = MOVi32imm 8
...
RET_ReallyLR implicit $x2
```

# Independent Instruction Hoisting

 Determines if an instruction's semantics is independent of its placement in the basic block and if so then hoist to the top of the block.

```
→ %1:gpr64 = COPY $x1
→ %0:gpr32 = COPY $w0
→ %2:gpr32 = COPY $wzr

...
→ %foo1:fpr64 = FMOVDi 28
...
→ %4:gpr32 = MOVi32imm 8
...
→ %foo:gpr32 = MOVi32imm 0
...
RET_ReallyLR implicit $x2
```



```
→ %namedVReg4352:gpr32 = MOVi32imm 8
→ %namedVReg4353:gpr32 = MOVi32imm 0
→ %namedVReg4354:fpr64 = FMOVDi 28
→ %namedVReg4355:gpr64 = COPY $x1
→ %namedVReg4356:gpr32 = COPY $wzr
...
RET_ReallyLR implicit $x2
```

# Independent Instruction Hoisting

- Independent instruction hoisting improves diff quality by cleaning up a given basic block of an entire class of instructions that could be intersperse throughout the basic block in any order with the same semantics.
- It makes code more canonical to move these to one place and sort them in one way (alphabetically).

# Independent Instruction Hoisting: Results

#### **Before:**

```
body:
bb.0:

→ %namedVReg1352:gpr32 = COPY $wzr
STRWui %namedVReg1352, %stack.0, 0 :: (store 4)
%namedVReg1355:gpr32 = COPY $w0
STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
→ %namedVReg1358:gpr64 = COPY $x1
STRXui %namedVReg1358, %stack.2, 0 :: (store 8)
ADJCALLSTACKDOWN 8, 0, implicit—def $sp, implicit $sp
→ %namedVReg1367:fpr64 = FMOVDi 28
→ %namedVReg1376:gpr32 = MOVi32imm 0
%namedVReg1371:fpr64 = LDRDui %stack.1, 0
→ %namedVReg1373:gpr64 = MOVi64imm 8
%namedVReg1364:fpr64 = LDRDui %stack.2, 0
```


#### After:

```
body:
| bb.0:
| %namedVReg4352:gpr64 = M0Vi64imm 8
| %namedVReg4353:gpr32 = M0Vi32imm 0
| %namedVReg4354:fpr64 = FM0VDi 28
| %namedVReg4355:gpr64 = COPY $x1
| %namedVReg4356:gpr32 = COPY $wzr
| STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
| %namedVReg1355:gpr32 = COPY $w0
| STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
| STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
| ADJCALLSTACKDOWN 8, 0, implicit—def $sp, implicit $sp
| %namedVReg1371:fpr64 = LDRDui %stack.1, 0
| %namedVReg1364:fpr64 = LDRDui %stack.2, 0
```

# COPY Folding

If a COPY reads from and writes to a vreg with the same RegClass, fold it.

```
%7:gpr32 = COPY %8
$x0 = COPY %7
%foo4:fpr64 = FMULDrr %foo2, %7
```



```
$x0 = COPY %8
%foo4:fpr64 = FMULDrr %foo2, %8
```

# COPY Folding: Results

Before: After:

%namedVReg1375:gpr64 = MOVaddr target-flags(aarch64-pag %namedVReg1374:gpr64all = COPY %namedVReg1375 \$x0 = COPY %namedVReg1374 %namedVReg1375:gpr64 = M0Vaddr target-flags(a \$x0 = COPY %namedVReg137<u>5</u>

# Instruction Reordering: Results

```
- { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
                                                                                    - { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
                                                                                        stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
       stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
       local-offset: -16, di-variable: '', di-expression: '', di-location: ''
                                                                                        local-offset: -16, di-variable: '', di-expression: '', di-location: '
 constants:
                                                                                  constants:
 body:
                                                                                  body:
   bb.0:
                                                                                   bb.0:
     %namedVReg1358:gpr64 = COPY $x1
      %namedVReg1355:gpr32 = COPY $w0
     %namedVReg1352:gpr32 = COPY $wzr
                                                                                      %namedVReg1352:gpr32 = COPY $wzr
                                                                                      STRWui %namedVReg1352, %stack.0, 0 :: (store 4)
     STRWui %namedVReg1352, %stack.0, 0 :: (store 4)
                                                                                      %namedVReg1355:gpr32 = COPY $w0
     STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                      STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                      %namedVReg1358:gpr64 = COPY $x1
     STRXui %namedVReg1358, %stack.2, 0 :: (store 8)
                                                                                      STRXui %namedVReg1358, %stack.2, 0 :: (store 8)
                                                                                      %namedVReg1377:gpr32 = COPY $w0
                                                                                      ADJCALLSTACKDOWN 8, 0, implicit-def ssp, implicit $sp
      ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
     %namedVReq1362:qpr64sp = COPY $sp
      %namedVReg1367:fpr64 = FMOVDi 28
                                                                                      %namedVReg1367:fpr64 = FMOVDi 28
                                                                                      %namedVReg1376:gpr32 = MOVi32imm 0
                                                                                      %namedVReg1378:gpr32 = COPY %namedVReg1352
     %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                      %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                      %namedVReg1373:gpr64 = MOVi64imm 8
     %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                      %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                      %namedVReg1362:gpr64sp = COPY $sp
      %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                      %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
      %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                      %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
      %namedVReg1374:gpr32 = MOVi32imm 8
      %namedVReg1377:gpr32 = COPY $w0
      %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
                                                                                      %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
      %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg1367
                                                                                      %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg1367
      %namedVReg1373:gpr64 = SUBREG_TO_REG 0, %namedVReg1374, %subreg.sub_32
      %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                      %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
     STRDui %namedVReg1361, %namedVReg1362, 0
                                                                                      STRDui %namedVReg1361, %namedVReg1362, 0
     STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                      STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                      %namedVReg1375:gpr64 = MOVaddr target-flags(aarch64-page) @.str, target-f
      %namedVReg1375:gpr64 = M0Vaddr target-flags(aarch64-page) @.str, target-f
                                                                                                              = COPY %namedVReq1375

√0 = COPY %namedVReg1375

      BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
                                                                                      BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
      ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKUP 8, 0, implicit-def Ssp, implicit $sp
      ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKDOWN 0, 0, implicit—def Ssp, implicit $sp
                                                                                      ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
      %namedVReg1376:gpr32 = M0Vi32imm 0
      $w0 = COPY %namedVReg1376
                                                                                      $w0 = COPY %namedVReg1376
      $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg1378, %subreg
                                                                                      $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg1378, %subreg
                                                                                      RET_ReallyLR implicit $x2
      RET_ReallyLR implicit $x2
                                                                                  ...
                                                            93,1
                                                                            <u>All</u>test2.canon.du-rename-only.mir
<u>test1.canon.du-rename-only.mir</u>
"test2.canon.du-rename-only.mir" 93L, 3569C
```

# Instruction Reordering: Results

```
bb.0:
                                                                                bb.0:
     %namedVReg4352:gpr32 = MOVi32imm 8
                                                                                 %namedVReg4352:gpr\frac{64}{64} = \frac{\text{MOV} \cdot 64}{1}imm 8
     %namedVReg4353:gpr32 = MOVi32imm 0
                                                                                  %namedVReg4353:gpr32 = MOVi32imm 0
     %namedVReg4354:fpr64 = FMOVDi 28
                                                                                  %namedVReg4354:fpr64 = FMOVDi 28
     %namedVReg4355:gpr64 = COPY $x1
                                                                                  %namedVReg4355:gpr64 = COPY $x1
     %namedVReg4356:gpr32 = COPY $wzr
                                                                                  %namedVReg4356:gpr32 = COPY $wzr
     STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
                                                                                  STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
     %namedVReg1355:gpr32 = COPY $w0
                                                                                  %namedVReg1355:gpr32 = COPY $w0
     STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                 STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
     STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                 STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                  ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
     %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                  %namedVReg1371:fpr64 = LDRDui %stack.1, 0
     %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                 %namedVReg1364:fpr64 = LDRDui %stack.2, 0
     %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                  %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
     %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                  %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
     %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
                                                                                  %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
     %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
                                                                                  %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
     %namedVReg1362:gpr64sp = COPY $sp
                                                                                  %namedVReg1362:gpr64sp = COPY $sp
     %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                  %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
     STRDui %namedVReg1361, %namedVReg1362, 0
                                                                                  STRDui %namedVReg1361, %namedVReg1362, 0
     STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                 STRXui %namedVReg4352, %namedVReg1362, 0 :: (store 8)
     %namedVReg1375:gpr64 = MOVaddr target-flags(aarch64-page) @.str, targ
                                                                                  %namedVReg1374:gpr64 = MOVaddr target-flags(aarch64-page) @.str, targ
     x0 = COPY %namedVReg137
                                                                                  x0 = COPY %namedVReg1374
     BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implic
                                                                                 BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implic
     ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                  ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
                                                                                  ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
                                                                                  ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
     $w0 = COPY %namedVReg4353
                                                                                  $w0 = COPY %namedVReg4353
                                                                                 %namedVReg1376:gpr32 = COPY $w0
     %namedVReg1377:gpr32 = COPY $w0
                                                                                 $x2 = REG_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %su
     $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg4356, %su
     RET_ReallyLR implicit $x2
                                                                                  RET_ReallyLR implicit $x2
test1.canon.mir [+]
                                                        79,1
                                                                        98% test2.canon.mir [+]
                                                                                                                                     79.0-1
```

# LLVM Usage and Modifications

- Made use of Ilvm Machine Function Pass.
- Implemented Named VRegs in MIR: used by cursor.
- Rely heavily on SSA form.

#### vimdiff GloballSel vs SDISel:

```
llc -S -stop-before peephole-opt $file.ll -o - | \
    llc -x mir -run-pass mir-canonicalizer -o canon.sdisel.mir

llc -S -stop-before peephole-opt $file.ll -o - -global-isel -global-isel-abort=0 | \
    llc -x mir -run-pass mir-canonicalizer -o canon.gisel.mir

vimdiff canon.sdisel.mir canon.gisel.mir
```

### Checksum diff to classify common diffs:

```
llc -S -stop-before peephole-opt $file.ll -o - | \
    llc -x mir -run-pass mir-canonicalizer -o canon.sdisel.mir

llc -S -stop-before peephole-opt $file.ll -o - -global-isel -global-isel-abort=0 | \
    llc -x mir -run-pass mir-canonicalizer -o canon.gisel.mir

chk=`diff canon.sdisel.mir canon.gisel.mir | scrapediff.sh | md5`
echo "$chk $file.ll" >> mir-diff-logs/$chk.log
```

```
bb.0:
                                                                               bb.0:
     %namedVReg4352:gpr32 = MOVi32imm 8
                                                                                 %namedVReg4352:gpr\frac{64}{64} = MOVi64imm 8
     %namedVReg4353:gpr32 = MOVi32imm 0
                                                                                 %namedVReg4353:gpr32 = MOVi32imm 0
     %namedVReg4354:fpr64 = FMOVDi 28
                                                                                 %namedVReg4354:fpr64 = FMOVDi 28
     %namedVReg4355:gpr64 = COPY $x1
                                                                                 %namedVReg4355:gpr64 = COPY $x1
     %namedVReg4356:gpr32 = COPY $wzr
                                                                                 %namedVReg4356:gpr32 = COPY $wzr
     STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
                                                                                 STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
                                                                                 %namedVReg1355:gpr32 = COPY $w0
     %namedVReg1355:gpr32 = COPY $w0
                                                                                 STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
     STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
     STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                 STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
     ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
                                                                                 ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
     %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                 %namedVReg1371:fpr64 = LDRDui %stack.1, 0
     %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                 %namedVReg1364:fpr64 = LDRDui %stack.2, 0
     %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                 %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
     %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                 %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                 %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
     %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
     %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
                                                                                 %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
     %namedVReg1362:gpr64sp = COPY $sp
                                                                                 %namedVReg1362:gpr64sp = COPY $sp
     %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                 %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
     STRDui %namedVReg1361, %namedVReg1362, 0
                                                                                 STRDui %namedVReg1361, %namedVReg1362, 0
     STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                 STRXui %namedVReg4352, %namedVReg1362, 0 :: (store 8)
     %namedVReg1375:gpr64 = MOVaddr target-flags(aarch64-page) @.str, targ
                                                                                 %namedVReg1374:gpr64 = MOVaddr target-flags(aarch64-page) @.str, targ
     x0 = COPY %namedVReg1375
                                                                                 x0 = COPY %namedVReg1374
     BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implic
                                                                                 BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implic
     ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                 ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
                                                                                 ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
     ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
                                                                                 ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
     $w0 = COPY %namedVReg4353
                                                                                 $w0 = COPY %namedVReg4353
     %namedVReg137\frac{7}{2}:gpr32 = COPY $w0
                                                                                 %namedVReg1376:gpr32 = COPY $w0
                                                                                 $x2 = REG_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %su
     $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg4356, %su
     RET_ReallyLR implicit $x2
                                                                                 RET_ReallyLR implicit $x2
test1.canon.mir [+]
                                                        79,1
                                                                       98% test2.canon.mir [+]
                                                                                                                                    79.0-1
```

Output of scrapediff.sh for our example:

```
{ MOVi32imm, SUBREG_TO_REG }, { MOVi64imm }
```

Output of scrapediff.sh for our example:

```
{ MOVi32imm, SUBREG_TO_REG }, { MOVi64imm }

> echo "{ MOVi32imm, SUBREG_TO_REG }, { MOVi64imm }" I md5
e83501f2db1ef398605300b3713230e9
```

### Checksum diff to classify common diffs:

[ 0 jobs - plotfi@grendel:\$ ]

```
~/tmp/mir-diff-logs
> ls | tail
e83501f2db1ef398605300b3713230e9.log
                                         f292d30a1bf7d81def9fe1b2863fac92.log
7efe5fe5429fdc321de717c4b9fe7991.log
                                         f3800a19c8216dcb9e4a3a3a3db7a3aa.log
8313f94ea653e23a000be451da400633.log
                                         f450b592c471d3a75513ea8fb77f66ef.log
                                         f66a0ae738da0e8f75716e312fd33f9c.log
8627b10b559bb8375b1ab604f8e19bef.log
                                         fad89503b53a3c60f6e0a46a6fd137f9.log
89822ef04a2e454fe44c72adf8717e1a.log
8f6c696a93dcb2139bc3a81da9c2b74e.log
                                         ffbf310bc252adbf2800a52c2e6f4904.log
[ 0 jobs - plotfi@grendel:$ ]
~/tmp/mir-diff-logs
> wc -l * | sort | tail
     133 e83501f2db1ef398605300b3713230e9.log
     224 37ac572559c9858920e4bfe394054266.log
     368 34096bc993e8a34856783ebf4119b5b4.log
     412 c8149f477536c364e5adb7427bf8ae40.log
     703 bc4ca5e630850c6a84aa9fe4262d75db.log
     997 84632f4e3577233fb570944454c2a299.log
```

```
{ id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
                                                                                      { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
     stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
local-offset: -16, di-variable: '', di-expression: '', di-location: ''
                                                                                        stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
                                                                                        local-offset: -16, di-variable: '', di-expression: '', di-location: '
constants:
                                                                                  constants:
body:
                                                                                  body:
 bb.0:
                                                                                    bb.0:
   %namedVReg4352:gpr32
                                                                                      %namedVReg4352:gpr6
   %namedVReq4353:gpr32 = MOVi32imm 0
                                                                                      %namedVReg4353:gpr32 = MOVi32imm 0
                                                                                      %namedVReg4354:fpr64 = FMOVDi 28
    %namedVReg4354:fpr64 = FMOVDi 28
    namedVReg4355:gpr64 = COPY $x1
                                                                                      namedVReg4355:gpr64 = COPY $x1
    %namedVReg4356:gpr32 = COPY $wzr
                                                                                      %namedVReg4356:gpr32 = COPY $wzr
    STRWui %namedVReg4356, %stack.0, θ :: (store 4)
                                                                                      STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
    %namedVReg1355:gpr32 = COPY $w0
                                                                                      %namedVReg1355:gpr32 = COPY $w0
    STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                      STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
    STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                      STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                      ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
    %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                      %namedVReg1371:fpr64 = LDRDui %stack.1, 0
    %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                      %namedVReg1364:fpr64 = LDRDui %stack.2, 0
    %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                      %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
    %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                      %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
    %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
                                                                                      %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
    %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
                                                                                      %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
   %namedVReg1362:gpr64sp = COPY $sp
%namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                      %namedVReg1362:gpr64sp = COPY $sp
                                                                                      %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
    STRDui %namedVReg1361, %namedVReg1362, 0
                                                                                      STRDui %namedVReg1361, %namedVReg1362, 0
   STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                      STRXui %namedVReg4352, %namedVReg1362, 0 :: (store 8)
                                                                                      %namedVReg1374:gpr64 = MOVaddr target-flags(aarch64-page) @.str, target-f
    %namedVReg137<u>5</u>:gpr64 = M0Vaddr target-flags(aarch64-page) @.str, target-f
    $x0 = COPY %namedVReg1375
                                                                                      $x0 = COPY %namedVReg1374
    BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
                                                                                      BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
    ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
    $w0 = COPY %namedVReg4353
                                                                                      $w0 = COPY %namedVReg4353
    %namedVReg137\underline{\mathbf{7}}:gpr32 = COPY $w0
                                                                                      %namedVReg137\underline{6}:gpr32 = COPY $w0
    $x2 = REG\_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg4356, %subreg
                                                                                      $x2 = REG_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %subreg
                                                                                      RET ReallyLR implicit $x2
    RET_ReallyLR implicit $x2
                                                                          All test2.canon.mir [+] 79,0-1 All
```

Implement Symbolic VReg Renaming.

Numbered naming can result in off by one naming.

```
{ id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
                                                                                      { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
     stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
local-offset: -16, di-variable: '', di-expression: '', di-location: ''
                                                                                        stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
                                                                                        local-offset: -16, di-variable: '', di-expression: '', di-location: '
constants:
                                                                                  constants:
                                                                                  body:
 bb.0:
                                                                                    bb.0:
                                                                                      %namedVReg4352:gpr6
   %namedVReg4352:gpr32
                                                                                      %namedVReq4353:gpr32 = MOVi32imm 0
   %namedVReq4353:gpr32 = MOVi32imm 0
                                                                                      %namedVReg4354:fpr64 = FMOVDi 28
    %namedVReg4354:fpr64 = FMOVDi 28
    namedVReq4355:gpr64 = COPY $x1
                                                                                      namedVReg4355:gpr64 = COPY $x1
                                                                                      %namedVReg4356:gpr32 = COPY $wzr
    %namedVReg4356:gpr32 = COPY $wzr
    STRWui %namedVReg4356, %stack.0, θ :: (store 4)
                                                                                      STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
    %namedVReg1355:gpr32 = COPY $w0
                                                                                      %namedVReg1355:gpr32 = COPY $w0
    STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                      STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
    STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                      STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                      ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
    %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                      %namedVReq1371:fpr64 = LDRDui %stack.1, 0
    %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                      %namedVReg1364:fpr64 = LDRDui %stack.2, 0
    %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                      %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
    %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                      %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
    %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
                                                                                      %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
    %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
                                                                                      %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
   %namedVReg1362:gpr64sp = COPY $sp
%namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                      %namedVReg1362:gpr64sp = COPY $sp
                                                                                      %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
    STRDui %namedVReg1361, %namedVReg1362, 0
                                                                                      STRDui %namedVReg1361, %namedVReg1362, 0
    STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                      STRXui %namedVReg4352, %namedVReg1362, 0 :: (store 8)
    %namedVReg1375:gpr64 = MOVaddr target-flags(aarch64-page) @.str, target-f
                                                                                      %namedVReg137<u>4</u>:gpr64 = MOVaddr target-flags(aarch64-page) @.str, target-f
                                                                                      $x0 = COPY %namedVReg1374
    $x0 = COPY %namedVReg1375
    BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
                                                                                      BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
    ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit Ssp
                                                                                      ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
    $w0 = COPY %namedVReg4353
                                                                                      $w0 = COPY %namedVReg4353
                                                                                      %namedVReg1376:gpr32 = COPY $w0
    %namedVReg137\underline{\mathbf{7}}:gpr32 = COPY $w0
    $x2 = REG\_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg4356, %subreg
                                                                                      $x2 = REG\_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %subreg
                                                                                      RET ReallyLR implicit $x2
    RET_ReallyLR implicit $x2
                                                                          All test2.canon.mir [+] 79,0-1 All
```

• Implement Symbolic VReg Renaming.

Numbered naming can result in off by one naming.

```
id: 2, name: '', type: default, offset: 0, sizy: // lignment: 8,
stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
local-offset: -16, di-variable: '' di-expression: ', di-location: '
                                                                                                                  { id: 2, name: '', type: default, of
   { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
     stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
local-offset: -16, di-variable: '', di-expression: '', di-location: ''
                                                                                                            constants:
bb.0:
   %namedVReg4352:gpr32
                                                                                                                  %namedV2eg4353:par32 = M0Vi32imm 0
   %namedVReg4353:qpr32 = MOVi32imm 0
   %namedVReg4354:fpr64 = FMOVDi 28
   ^{\circ}namedVReg4355:gpr64 = COPY $x1
   %namedVReg4356:gpr32 = COPY $wzr
                                                                                                                  STDWui %namp N/Reg4356, %stack.0/
   STRWui %namedVReg4356, %stack.0, θ :: (store 4)
   %namedVReg1355:gpr32 = COPY $w0
   STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
   STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
   ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
   %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                                                  n=1000
                                                                                                                 %namedVReg1364:fpr64 = LDRD41 %stark.2, 0
%namedVReg1369:fpr64 = FMULD r %nymedVReg1371, %namedVReg1364
   %namedVReg1364:fpr64 = LDRDui %stack.2, 0
   \mbox{snamedVReg1369:fpr64} = \mbox{FMULDrr } \mbox{snamedVReg1371, } \mbox{snamedVReg1354} \mbox{snamedVReg1370:fpr64} = \mbox{FDIVDrr } \mbox{snamedVReg1369, } \mbox{snamedVReg1364}
                                                                                                                  %namedVReg1370:fpr64 = F/IV/rr %/amedVReg1369, %namedVReg1364
                                                                                                                 %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
%namedVReg1363:fpr64 = FSUBDrr %namedVReg1366, %namedVReg4354
%namedVReg1362 gpr64zp = COPY 5sp
%namedVReg1361:fpr64 = FSUBD r %namedVReg1363, %namedVReg1364
STRDui %namedVReg1361, %namedVReg1362 0
   %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
%namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
   %namedVReg1362:gpr64sp = COPY $sp
%namedVReg1361:fpr64 = F$t8Drr %namedVReg1363, %namedVReg1364
   STRDui %namedVReg1361, %namedVReg1362,
                                                                                                                  STRXui % amedVReg4 52, %namedVReg1362, 0 :: (store 8) %namedVReg1374:gp 64 = MaVaddr targst-flags(aarch64-page) @.str, target-f
                               73, %namedVReg2362, 0 :: (store 6)
   %namedVReg1375:gpr64 = M0Vaddz target-flags(aarzh64-page) @.str, target-f
   $x0 = COPY %namedVReg1375
                                                                                                                 BL @printf, cs _aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $ADJCALLSTACKU 8, 0, implicit-def $sp, implicit $sp
ADJCALLSTACKOOWN 0, 0, implicit-def $sp, implicit $sp
   BL @printf, csr_aarch64_aapcs, implicit-de/ $lr, implicit $sp, implicit $
   ADJCALLSTACKUP 8, 0 implicit-def $sp, implicit $sp
ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
                                                                                                                  ADJCALLSTACKUP 0, 0, implicit-def Ssp, implicit Ssp
   ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
                                                                                                                  $w0 = COP %namedVReq4353
   %namedVReg1377:gpr32 = COPY Av0
                                                                                                                  %namedVReg137\underline{6}:gpr32 = COPY $w0
                                                                                                                  $x2 = REG\_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %subreg
   $x2 = REG_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg4356, %subreg
   RET_ReallyLR implicit $x2
                                                                                                                  RET_ReallyLR implicit $x2
                                                                                                  All test2.canon.mir [+] 79,0-1 All
```

```
{ id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
                                                                                      { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
     stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
local-offset: -16, di-variable: '', di-expression: '', di-location: ''
                                                                                        stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
                                                                                        local-offset: -16, di-variable: '', di-expression: '', di-location: '
constants:
                                                                                  constants:
body:
                                                                                  body:
 bb.0:
                                                                                    bb.0:
   %namedVReg4352:gpr32
                                                                                      %namedVReg4352:gpr6
   %namedVReq4353:gpr32 = MOVi32imm 0
                                                                                      %namedVReg4353:gpr32 = MOVi32imm 0
                                                                                      %namedVReg4354:fpr64 = FMOVDi 28
    %namedVReg4354:fpr64 = FMOVDi 28
    namedVReg4355:gpr64 = COPY $x1
                                                                                      namedVReg4355:gpr64 = COPY $x1
    %namedVReg4356:gpr32 = COPY $wzr
                                                                                      %namedVReg4356:gpr32 = COPY $wzr
    STRWui %namedVReg4356, %stack.0, θ :: (store 4)
                                                                                      STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
    %namedVReg1355:gpr32 = COPY $w0
                                                                                      %namedVReg1355:gpr32 = COPY $w0
    STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                      STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
    STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                      STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
                                                                                      ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
    %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                      %namedVReg1371:fpr64 = LDRDui %stack.1, 0
    %namedVReg1364:fpr64 = LDRDui %stack.2, 0
                                                                                      %namedVReg1364:fpr64 = LDRDui %stack.2, 0
    %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                      %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
    %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                      %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
    %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
                                                                                      %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
    %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
                                                                                      %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
   %namedVReg1362:gpr64sp = COPY $sp
%namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                      %namedVReg1362:gpr64sp = COPY $sp
                                                                                      %namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
    STRDui %namedVReg1361, %namedVReg1362, 0
                                                                                      STRDui %namedVReg1361, %namedVReg1362, 0
   STRXui %namedVReg1373, %namedVReg1362, 0 :: (store 8)
                                                                                      STRXui %namedVReg4352, %namedVReg1362, 0 :: (store 8)
                                                                                      %namedVReg1374:gpr64 = MOVaddr target-flags(aarch64-page) @.str, target-f
    %namedVReg137<u>5</u>:gpr64 = M0Vaddr target-flags(aarch64-page) @.str, target-f
    $x0 = COPY %namedVReg1375
                                                                                      $x0 = COPY %namedVReg1374
    BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
                                                                                      BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
    ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
                                                                                      ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
    $w0 = COPY %namedVReg4353
                                                                                      $w0 = COPY %namedVReg4353
    %namedVReg137\underline{\mathbf{7}}:gpr32 = COPY $w0
                                                                                      %namedVReg137\underline{6}:gpr32 = COPY $w0
    $x2 = REG\_SEQUENCE %namedVReg1377, %subreg.dsub0, %namedVReg4356, %subreg
                                                                                      $x2 = REG_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %subreg
                                                                                      RET ReallyLR implicit $x2
    RET_ReallyLR implicit $x2
                                                                       All test2.canon.mir [+] 79,0-1 All
```

```
stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
                                                                                           stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
      local-offset: -8, di-variable: '', di-expression: '', di-location:
                                                                                           local-offset: -8, di-variable: '', di-expression: '', di-location: '' }
 - { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
                                                                                      - { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
      stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
local-offset: -16, di-variable: '', di-expression: '', di-location: ''
                                                                                           stack-id: 0, callee-saved-register: '', callee-saved-restored: true,
                                                                                           local-offset: -16, di-variable: '', di-expression: '', di-location: '
                                                                                     constants:
constants:
                                                                                    body:
 bb.0:
    %namedVReg4352:gpr64 = M0Vi64imm 8
                                                                                        %namedVReg4352:gpr64 = MOVi64imm 8
    %namedVReg4353:gpr32 = M0Vi32imm 0
                                                                                         %namedVReg4353:gpr32 = M0Vi32imm 0
    %namedVReq4354:fpr64 = FMOVDi 28
                                                                                         %namedVReg4354:fpr64 = FMOVDi 28
                                                                                         namedVReg4355:gpr64 = COPY $x1
    %namedVReg4355:gpr64 = COPY $x1
    %namedVReg4356:gpr32 = COPY $wzr
                                                                                         %namedVReg4356:gpr32 = COPY $wzr
    STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
                                                                                         STRWui %namedVReg4356, %stack.0, 0 :: (store 4)
    %namedVReg1355:gpr32 = COPY $w0
                                                                                         %namedVReg1355:gpr32 = COPY $w0
                                                                                         STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
    STRWui %namedVReg1355, %stack.1, 0 :: (store 4)
                                                                                         STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
    STRXui %namedVReg4355, %stack.2, 0 :: (store 8)
    ADJCALLSTACKDOWN 8, 0, implicit-def $sp, implicit $sp
                                                                                         ADJCALLSTACKDOWN 8, 0, implicit—def $sp, implicit $sp.
    %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                         %namedVReg1371:fpr64 = LDRDui %stack.1, 0
                                                                                         %namedVReg1364:fpr64 = LDRDui %stack.2, 0
    %namedVReg1364:fpr64 = LDRDui %stack.2, 0
    %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
                                                                                         %namedVReg1369:fpr64 = FMULDrr %namedVReg1371, %namedVReg1364
   %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
%namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
%namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
                                                                                         %namedVReg1370:fpr64 = FDIVDrr %namedVReg1369, %namedVReg1364
                                                                                         %namedVReg1366:fpr64 = FSUBDrr %namedVReg1369, %namedVReg1370
                                                                                         %namedVReg1363:fpr64 = FMULDrr %namedVReg1366, %namedVReg4354
    %namedVReg1362:gpr64sp = COPY $sp
%namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
                                                                                         %namedVReg1362:gpr64sp = COPY $sp
%namedVReg1361:fpr64 = FSUBDrr %namedVReg1363, %namedVReg1364
    STRDui %namedVReg1361, %namedVReg1362, 0
                                                                                         STRDui %namedVReg1361, %namedVReg1362, 0
    STRXui %namedVReg4352, %namedVReg1362, 0 :: (store 8)
                                                                                         STRXui %namedVReg4352, %namedVReg1362, 0 :: (store 8)
    %namedVReg1374:gpr64 = M0Vaddr target-flags(aarch64-page) @.str, target-f
                                                                                         %namedVReg1374:gpr64 = MOVaddr target-flags(aarch64-page) @.str, target-f
    $x0 = COPY %namedVReg1374
                                                                                         $x0 = COPY %namedVReg1374
    BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
                                                                                         BL @printf, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $
    ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                         ADJCALLSTACKUP 8, 0, implicit-def $sp, implicit $sp
                                                                                         ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
    ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
                                                                                         ADJCALLSTACKUP 0, 0, implicit-def ssp, implicit ssp
    ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
    $w0 = COPY %namedVReg4353
                                                                                         $w0 = COPY %namedVReg4353
    %namedVReg1376:gpr32 = COPY $w0
                                                                                         %namedVReg1376:gpr32 = COPY $w0
                                                                                         $x2 = REG_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %subreg
    $x2 = REG_SEQUENCE %namedVReg1376, %subreg.dsub0, %namedVReg4356, %subreg
    RET_ReallyLR implicit $x2
                                                                                         RET_ReallyLR implicit $x2
                                                              99,0-1 Bot <u>test2.canon.mir [+] 99,0-1 Bot</u>
```

- Implement Symbolic VReg Renaming.
- Explore ISA Specific Canonicalization.
- Explore Global Canonicalization Techniques.
- CodeGen Hardening.

### MIR-Canon is currently in top of tree LLVM:

lib/CodeGen/MIRCanonicalizerPass.cpp

### Ready to Use:

llc -run-pass mir-canonicalizer -o - foo.mir

# Questions