### DATA REUSE ANALYSIS FOR AUTOMATED SYNTHESIS OF CUSTOM INSTRUCTIONS IN SLIDING WINDOW APPLICATIONS

Università della Svizzera italiana (USI Lugano), Faculty of Informatics EuroLLVM 2017

Mar 28, 2017 Saarbrücken, Germany

### MOORE'S LAW - DENNARD SCALING

### Expectation


Performance should keep increasing

### Reality

Performance is NOT increasing anymore

### **BREAKDOWN OF DENNARD SCALING**

Single core -> Multiple cores




Dark Silicon




### HETEROGENEOUS ERA

Multiple cores -> Heterogeneous Computing

Need for Specialised HW



### SPECIALISATION AND PERFORMANCE



### DATA TRANSFER IS THE BOTTLENECK

- Accelerate data transfer between accelerators and memory [4] [5]
- Custom storage as an optimisation [6] [7]

- → Identify Data reuse for building custom storage
- [4] G. Gutin, A. Johnstone, J. Reddington, E. Scott, and A. Yeo. An algorithm for finding input-output constrained convex sets in an acyclic digraph. J. Discrete Algorithms, 13:47-58, 2012.
- [5] E. Giaquinta, A. Mishra, and L. Pozzi. Maximum convex subgraphs under I/O constraint for automatic identification of custom instructions. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 34(3):483-494, 2015.
- [6] P. Biswas, N. Dutt, P. Ienne, and L. Pozzi. Automatic identification of application-specific functional units with architecturally visible storage. In *Proceedings of the Design, Automation and Test in Europe Conference and Exhibition*, pages 212-217, Mar. 2006.
- [7] M.Haaß, L.Bauer, and J.Henkel. Automatic Custom Instruction Identification in Memory Streaming Algorithms. In Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, pages 1-9, Oct. 2014.

### DATA TRANSFER IS THE BOTTLENECK

- ▶ Rely on source-to-source transformations [8] [9] [10]
  - Limited Parallelism [8] [9]
  - ▶ Large Internal Buffers [10]

<sup>[8]</sup> W. Meeus and D. Stroobandt. Automating data reuse in high-level synthesis. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pages 1-4, Mar. 2014.

<sup>[9]</sup> L.-N. Pouchet, P. Zhang, P. Sadayappan, and J. Cong. Polyhedral-based data reuse optimization for configurable computing. In Proceedings of the 2013 ACM/SIGDA 21st International Symposium on Field Programmable Gate Arrays, pages 29-38, Feb. 2013.

<sup>[10]</sup> M. Schmid, O. Reiche, F. Hannig, and J. Teich. Loop coarsening in C-based high-level synthesis. In Proceedings of the 26th International Conference on Application-specific Systems, Architectures and Processors, pages 166-173, July 2015.

### DATA TRANSFER IS THE BOTTLENECK


- ▶ Rely on source-to-source transformations [8] [9] [10]
  - Limited Parallelism [8] [9]
  - Large Internal Buffers [10]
- → Multiple Datapaths
- → Area efficient Accelerators


<sup>[8]</sup> W. Meeus and D. Stroobandt. Automating data reuse in high-level synthesis. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pages 1-4, Mar. 2014.


<sup>[9]</sup> L.-N. Pouchet, P. Zhang, P. Sadayappan, and J. Cong. Polyhedral-based data reuse optimization for configurable computing. In Proceedings of the 2013 ACM/SIGDA 21st International Symposium on Field Programmable Gate Arrays, pages 29–38, Feb. 2013.


<sup>[10]</sup> M. Schmid, O. Reiche, F. Hannig, and J. Teich. Loop coarsening in C-based high-level synthesis. In Proceedings of the 26th International Conference on Application-specific Systems, Architectures and Processors, pages 166-173, July 2015.

```
void Sobelsystem() {
  outer_loop:for(i = 1; i < 100; i++) {
    inner_loop:for(j = 1; j < 100; j++) {
      Sobelmodule(image[i-1][j-1], image[i][j-1],
      image[i+1][j+1], image[i-1][j], image[i+1][j],
      image[i-1][j+1], image[i][j+1], image[i+1][j-1],
      image[i][j]);
```












WINDOW 1



# WINDOW 2





UNROLLING

PIPELINING

### **COMPILERS**

- Perform Source Code Analysis
- Identify Data Reuse in Sliding Window Applications

### **COMPILERS**

- Perform Source Code Analysis
- Identify Data Reuse in Sliding Window Applications







[2] C. Lattner and V. Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In Proceedings of the 2nd International Symposium on Code generation and optimization, Palo Alto, California, Mar 2004.

[3] T. Grosser, H. Zheng, R. Aloor, A. Simbürger, A. Größlinger, and L.-N. Pouchet. Polly-polyhedral optimization in Ilvm. In Proceedings of the First International Workshop on Polyhedral Compilation Techniques (IMPACT), volume 2011, 2011.

### LLVM POLLY SCOP ANALYSIS FOR DATA REUSE




### LLVM POLLY SCOP ANALYSIS FOR DATA REUSE




### LLVM POLLY SCOP ANALYSIS FOR DATA REUSE FRAME SIZE

Parameters retrieved with LLVM Polly Analysis Pass:

- Horizontal and Vertical Window Size
- Stride
- Iteration Domain (Frame Size)




### **AVAILABLE INPUT DATA WIDTH**



### **Buffer Size:**

Horizontal Width = Input Width (INw)

### AVAILABLE INPUT DATA WIDTH




### **Buffer Size:**

Horizontal Width = Input Width (INw)

### Example:

INw = Horizontal Win. Size + 1




### **Buffer Size:**

Horizontal Width = Input Width (INw)

Vertical Width = Vertical Win. Size

### Example:

INw = Horizontal Win. Size + 1




### **Buffer Size:**


Horizontal Width = Input Width (INw)


Vertical Width = Vertical Win. Size


### Example:


INw = Horizontal Win. Size + 1












Horiz. Displacement = INw - Horiz. Win. Size + 1



Horiz. Displacement = INw - Horiz. Win. Size + 1

#### Example:

INw = Horizontal Win. Size + 1


Horiz. Displacement = 2

- ▶ ROCCC
- Vivado HLS
- Our Approach

- ▶ ROCCC
- Vivado HLS
- Our Approach


PIPELINING DATA REUSE

- ROCCC
- Vivado HLS
- Our Approach



PIPELINING DATA REUSE


- ROCCC
- Vivado HLS
- Our Approach




PIPELINING DATA REUSE


ROCCC


- ROCCC
- Vivado HLS
- Our Approach






- ROCCC
- Vivado HLS
- Our Approach





- ROCCC
- Vivado HLS
- Our Approach



UNROLLING

WINDOW 2

## **APPROACHES COMPARED**

- ROCCC
- Vivado HLS
- Our Approach



ROCCC


VIVADO

Manual
Rewrite

UNROLLING

## **APPROACHES COMPARED**

- ROCCC
- Vivado HLS
- Our Approach



ROCCC

**PIPELINING** 

**DATA REUSE** 


Manual

Rewrite

VIVADO

OUR

- ROCCC
- Vivado HLS
- Our Approach



ROCCC
VIVADO
OUR



UNROLLING

## **APPROACHES COMPARED**

**ROCCC** 

**VIVADO** 

OUR

- **ROCCC**
- Vivado HLS
- Our Approach



WINDOW 1

WINDOW 2




**PIPELINING** 

**DATA REUSE** 


Manual

Rewrite

- ▶ ROCCC
- Vivado HLS
- Our Approach



- ROCCC
- Vivado HLS
- Our Approach








**PIPELINING** 




PARAMETRIC I/O WIDTH


- ROCCC
- Vivado HLS
- Our Approach














- ROCCC
- Vivado HLS
- Our Approach




BUFFER






- ROCCC
- Vivado HLS
- Our Approach



BUFFER



Xilinx Virtex7 FPGA (HDL Simulation)

3 CONFIGURATIONS

Xilinx Virtex7 FPGA (HDL Simulation)

3 CONFIGURATIONS

INPUT WIDTH # DATAPATHS

Xilinx Virtex7 FPGA (HDL Simulation)

**3 CONFIGURATIONS** 

INPUT WIDTH #

**# DATAPATHS** 

#### **WINDOW SIZE**

SAD

**4X4** 

MAX Filter

8X8

**SOBEL** 

3X3

Xilinx Virtex7 FPGA (HDL Simulation)

INPUT WIDTH

**# DATAPATHS** 


SAD 4X4


MAX FILTER


SOBEL 3X3


**# DATAPATHS** 


## **OUR APPROACH**





































# **AREA COMPARISON**


















### SPEEDUP AND AREA



Optimize HLS of Accelerators for Sliding Window Applications

Optimize HLS of Accelerators for Sliding Window Applications

Use Polly for Better HW Designs

Exploit Data Locality

Optimize HLS of Accelerators for Sliding Window Applications

- Exploit Data Locality
- Design Efficient Buffers

Optimize HLS of Accelerators for Sliding Window Applications

- Exploit Data Locality
- Design Efficient Buffers
- Better Use of Resources

Optimize HLS of Accelerators for Sliding Window Applications

- Exploit Data Locality
- Design Efficient Buffers
- Better Use of Resources
- Better Performance

Optimize HLS of Accelerators for Sliding Window Applications

Use Polly for Better HW Designs

- Exploit Data Locality
- Design Efficient Buffers
- Better Use of Resources
- Better Performance

THANK YOU FOR YOUR ATTENTION!