

A

B

C


D

A


B

C

D



PROJECT	Trigger Mainboard.PriPcb
TITLE	[00] - Top Sheet.SchDoc
DESC.	
REVISION	0
AUTHOR	Name
DATE	17.08.2020
SHEET	1 OF 6




RWTH AACHEN
UNIVERSITY

IL-Physikalisches
Institut


Two Stage Shaper

Inverter ($G=-4$, $BW=210\text{MHz}$) and 2nd order sallen key low pass filter ($G=+4$, $BW=90\text{MHz}$, see datasheet p. 22)



Power Supply Bypass

For recommended values refer datasheet p. 23




PROJECT	Trigger Mainboard.PrjPcb				
TITLE	[01] - Shaper Stages.SchDoc				
DESC.					
REVISION	0	DATE	17.08.2020	SHEET	2 OF 6
AUTHOR	Name				




RWTH AACHEN
UNIVERSITY

Leading Edge Discriminator

non-inv. comparator with hysteresis (optional) and pulse stretcher ($t_p = R \cdot C$)



Power Supply Bypass




PROJECT	Trigger Mainboard.PrjPcb		
TITLE	[02] - Discriminators.SchDoc		
DESC.			
REVISION	0	DATE	17.08.2020
AUTHOR	Name	SHEET	3 OF 6



Summing Amplifier


with optional gain ($R_F = 100 \dots 400$ recommended, see datasheet p. 20)

$$U_{out} = (U_1 + U_2 + U_3 + U_4)/4$$




Leading Edge Discriminator

non-inv. comparator with hysteresis and pulse stretcher ($t_p = R \cdot C$)




Power Supply Bypass



PROJECT	Trigger Mainboard.PriPcb		
TITLE	[03] - Majority Trigger.SchDoc		
DESC.			
REVISION	0	DATE	17.08.2020
AUTHOR	Name	SHEET	4 OF 6







PROJECT	Trigger Mainboard.PriPcb				
TITLE	[04] - SiPM Bias Voltage Supply.SchDoc				
DESC.					
REVISION	0	DATE	17.08.2020	SHEET	5 OF 6
AUTHOR	Name				



Low Voltage Power Supply




Serial Interface

e.g. FTDL TTL-232R-3V3 smart cable (pinout see datasheet p. 11-12, tab. 4.1)



Microcontroller


for pin and signal attributes refer to datasheet (p. 18-25, tab. 4.1-4.2)



Summing Amplifier

outputs average temperature reading
TAVG = (TIN0 + TIN1 + TIN2 + TIN3)/4

Operational Amplifier (SAC2 OA)



PSEL = 00, NSEL = 00

Comparator (eComp1)




CPNPSEL = 001, CPNSEL = 000


16-/12-bit DAC

for post-regulator control and discriminator threshold


16-bit resolution for post-regulator: $3.3V/2^{16}/20 = 1.00mV$
12-bit resolution for discriminator threshold $3.3V/2^{12} = 0.81mV$



Spy-By-Wire Header



Some Testpoints ...



PROJECT	Trigger Mainboard.PjPch
TITLE	[05] - Slow Control.SchDoc
DESC.	
REVISION	0
AUTHOR	Name
DATE	17.08.2020
SHEET	6 OF 6

