

Download .pdf for component details

Click on schematic symbols for component data

# IceCube Upgrade Mini MB Schematic Revision History:

## Rev1 Jan 28 2019

# Mini MB Production History

Rev1.0    Prototype run of (x) PCB Assemblies SN1-SNx

Older Revision Perry

1. Transferred selected design files from PDOM project

2. MCU: Removed Net OSC\_MCU\_CLOCK from MCU Pin 8 = PC14-OSC32\_IN.

3. MCU: Added Test point to OSC\_MCU\_OUT.

4. ICM: Added ICM\_+1V8 net to J1-12. (fixed initial error with connection to J1-8)

5. ICM, XTIO: Changed LVDS signals ICM\_CAL\_TRIG and ICM\_CAL\_TIME from 3.3V psuedo-diff to 1.8V Diff SSTL 1 (0.9Vcm).

6. ALL: Re-annotated all sheets.

7. MCU: Removed redundant write-protect bypass jumper.

8. XTIO: Added SMA TRIG OUT and SMA TIME IN connectors, Diff-SE converters and jumper selects.

9. ICM: Added bypass caps on ICM Power in and out

10. MCU: Added connector for Ethernet PHY

11. MCU Changed Ethernet Connector to 2x8 x 0.1"

12. XTIO: Added jumpers for optional termination of LVDS lines

13. XTIO: Fixed net going to Pin2 of P18 to be "ICM\_FPGA\_CLOCK\_N" (was \_P)

14. MCU: Changed connector for Ethernet PHY Card to type: SFM-115-X2-XXX-D-A

15. PHY: Removed, LVS1: Removed J1, ICM: Removed USB1 and ICM-JTAG

Feldhäuser:

16. ICM: P1 changed to smaller type

17. ICM: Connect Mini MB B to Mini MB A with PBA, PAB for cable connection

18. ICM: P2 changed to smaller type

19. ICM: P6 changed to smaller type

20. ICM: Connection ICM\_FPGA\_GPIO\_0 to GND cut (R11)

21. ICM: Penetrator from ICM to LVS1 on Mini MB A

22. MCU: P10 changed to smaller type

23 XTIO P13,. P14, P16, P17 changed to smaller type

24. Delete following (only one pin, Electr. Rule Check)

: +5V0\_EXT P2-4, ICM\_TCK ICM-J1-18, ICM\_TDI ICM-J1-14, ICM\_TDO ICM-J1-16, ICM\_TMS ICM-J1-20 MCU\_INTLK U5-46,

Aux\_P3V3\_EN U5-112,

MCU\_CAL\_A3 U5-47, MCU\_GPIO\_0 U5-98, MCU\_GPIO\_01 U5-99, MCU\_GPIO\_2 U5-113, NetP9\_6 P9-6, NetU8\_1 U8-1,

NetU8\_3 U8-3,

NetU12\_12 U12-12, NetU12\_13 U12-13, NetU12\_14 U12-14

25. Delete Floating Net Label MCU\_GPIO\_3

26. Layer changed in PCB

Temprary list made by Perry on 2-27/2-28

MCU: Added Jumpers ID0-ID3 see "DOM\_Type\_ID\_Jumpers" in shared docs

LVS1: Layout note: keep PX3 and PX4 close to each other (from same cable)

LVS1: Added (2) spring contacts for grounding DC-DC converter case.

SLO: Removed L25, L26,L27,L29 Added 2x10uF bypass on magnetormeter U11


ICM: Probably need some ICM JTAG connection?

SLO: Replaced Pressure sensor with different part# for better availability

Revisions.SchDoc

Size:	Designed: PWS Drafted: PWS Checked: Approve:	Revision:
B		

Modified: 13.05.2020	Time: 15:40:26	Sheet 1 of 7
File: Y:\My Hardware\Altium\IceCube\Mini-Mainboard\MMB_Controller (2-27-2020 2-48-15 PM)\Design Projects\Mini MB\Revisions.SchDoc		
Started:		




WIPAC  
WISCONSIN ICECUBE  
PARTICLE ASTROPHYSICS CENTER


ICM

Power supply connections shown on LVS1

ICM signals INTLK\_X are normally low = "safe"; High assertion permits the following:  
  
INTLK\_0 = Writing to flash memory  
INTLK\_1 = FPGA Configuration  
INTLK\_2 = Light In Detector (LID)  
INTLK\_3 = High Voltage Enable



Interlock Level Converter




Monitored by MCU





Penetrator changed from ICM.sch to LVS1.sch

ICM - USB Connection





P6= SER Cable Type, PWR from USB, DOM Address



Mini-Mainboard ID & DATA



Ice Comms Module DSN



ICM.SchDoc

Size:	Designed:	KHS, PWS	Revision:
B	Drafted:	PWS	
	Checked:		
	Approve:		
Modified:	Time:	13:05:20 15:40:26	Sheet 2 of 7
File:	Y:\My Hardware\Altium\IceCube\Mini-Mainboard\MMB_Controller (2-27-2020 2-48-15 PM)\Design Projects\Mini MB\ICM.SchDoc		
Started:			



222 W. Washington Ave.

# Microcontroller (MCU)

See STM32 Data Sheet (Tables 10-15) for Alternative Pin functions

e.g. TIM2, TIM5

e.g. TIM2, TIM5  
e.g. DAC1

e.g. HRTIM, TIM3,8

USA		
ICM_MCU_SYNC_LV	34	PA0
ETH_REF_CLK	35	PA1
ETH_MDIO	36	PA2
ICM_MCU_TRIG_LV	37	PA3
MCU_GPIO_PA4	40	PA4
FMEM_SCLK	41	PA5
	42	PA6
ETH_CRS_DV	43	PA7
ICM_MCU_USART_CK	100	PA8
MCU_GPIO_PA9	101	PA9
	102	PA10
ICM_MCU_USART_CTS	103	PA11
ICM_MCU_USART_RTS	104	PA12
MCU_SWDIO	105	PA13
MCU_SWCLK	109	PA14
MCU_TDI	110	PA15
	26	PC0
ETH_MDC	27	PC1
MCU_GPIO_PC2	28	PC2
MCU_GPIO_PC3	29	PC3
ETH_RXD0	44	PC4
ETH_RXD1	45	PC5
	96	PC6
ICM_MCU_TIME_LV	97	PC7

STM32H743ZIT6

USB


PD0	114	PD0	114
PD1	115	PD1	115
PD2	116	PD2	116
PD3	117	PD3	117
PD4	118	PD4	118
PD5	119	PD5	119
PD6	122	PD6	122
PD7	123	PD7	123
PD8	77	PD8	77
PD9	78	PD9	78
PD10	79	PD10	79
PD11	80	PD11	80
PD12	81	PD12	81
PD13	82	PD13	82
PD14	85	PD14	85
PD15	86	PD15	86

MCU\_SER = UART8

CAL = SPI4

MCU_SER_TXD	141	PE0	56
MCU_SER_RXD	142	PE1	57
MCU_GPIO_PE2	1	PE2	58
	2	PE3	59
MCU_GPIO_PE4	3	PE4	60
MCU_GPIO_PE5	4	PE5	61
MCU_GPIO_PE6	5	PE6	62
MCU_GPIO_PE7	58	PE7	63
MCU_GPIO_PE8	59	PE8	64
MCU_GPIO_PE9	60	PE9	65
MCU_GPIO_PE10	63	PE10	66
	64	PE11	67
	65	PE12	68
	66	PE13	69
	67	PE14	70
	68	PE15	71

STM32H743ZIT6




## JTAG MCU Changed


Pinout According to ST UM1075- Page 12

Nets used in MMB  
Nets to be re-assigned /eliminated  
Nets used for Ethernet


Requires ICM for clock and sync



Place near MCU




## SPI Flash



Bootloader configuration section 40 of AN2606

SPI4 = CAL  
SPI3 = PS Config  
SPI6 = FMEM  
SPI2, UART4, I2C4 = AUX

## Serial Interface MCU



For FTDI Smart Cable:  
TTL-232RG-VIP-WE

## MCU.SchDoc





Size:	Designed:	PWS	Revision:
B	Drafted:	PWS	
	Checked:		
	Approve:		

Modified: 13.05.2020 Time: 15:40:26 Sheet 4 of 7  
File: Y:\My Hardware\Altium\IceCube\Mini-Mainboard\MMB\_Controller (2-27-2020 2-48-15 PM)\Design Projects\Mini MB\MCU.SchDoc  
Started:





# Mounting Holes and Filters (EMC)


Note: Traces between PSU and power pours can be 50mil-100mil





Slow Control and Monitor (SLO)




Replaced LPS22HB with LPS22HD



Place away from high-current traces



External Host System Interface (XTIO)





Host Interface Connections

- 3.3V
- 3.3V LVDS
- 1.8V
- 1.8V Diff SSTL 1

Supplier Link for Connectors

ICM signals INTLK\_X are normally low = "safe"; High assertion permits the following:

INTLK\_0 = Writing to MCU flash memory  
INTLK\_1 = FPGA (or MB logic) Configuration  
INTLK\_2 = Light In Detector (LID)  
INTLK\_3 = High Voltage Enable



See STM32 Data Sheet (Tables 10-15) for Alternative Pin functions

**XTIO.SchDoc**

Size: B	Designed: PWS Drafted: PWS Checked: Approved:	Revision:
Modified: 13.05.2020	Time: 15:40:27	Sheet 7 of 7
File: Y:\My Hardware\Altium\IceCube\Mini-Mainboard\MMB_Controller (2-27-2020 2-48-15 PM)\Design Projects\Mini MB\XTIO.SchDoc		
Started:		

Amundsen-Scott South Pole Station, Antarctica