# **Trusted Firmware-A**

unknown

## **CONTENTS**

1	About	1
2	Getting Started	25
3	Processes & Policies	107
4	Components	135
5	System Design	239
6	Platform Ports	337
7	Performance & Testing	445
8	Security Advisories	453
9	Design Documents	465
10	Threat Model	469
11	Change Log & Release Notes	495
12	Glossary	571
13	License	575
14	Getting Started	577
In	dex	579

**CHAPTER** 

ONE

#### **ABOUT**

#### 1.1 Feature Overview

This page provides an overview of the current *TF-A* feature set. For a full description of these features and their implementation details, please see the documents that are part of the *Components* and *System Design* chapters.

The Change Log & Release Notes provides details of changes made since the last release.

#### 1.1.1 Current features

- Initialization of the secure world, for example exception vectors, control registers and interrupts for the platform.
- Library support for CPU specific reset and power down sequences. This includes support for errata workarounds and the latest Arm DynamIQ CPUs.
- Drivers to enable standard initialization of Arm System IP, for example Generic Interrupt Controller (GIC), Cache Coherent Interconnect (CCI), Cache Coherent Network (CCN), Network Interconnect (NIC) and Trust-Zone Controller (TZC).
- A generic *SCMI* driver to interface with conforming power controllers, for example the Arm System Control Processor (SCP).
- SMC (Secure Monitor Call) handling, conforming to the SMC Calling Convention using an EL3 runtime services framework.
- *PSCI* library support for CPU, cluster and system power management use-cases. This library is pre-integrated with the AArch64 EL3 Runtime Software, and is also suitable for integration with other AArch32 EL3 Runtime Software, for example an AArch32 Secure OS.
- A minimal AArch32 Secure Payload (SP\_MIN) to demonstrate PSCI library integration with AArch32 EL3 Runtime Software.
- Secure Monitor library code such as world switching, EL1 context management and interrupt routing. When a Secure-EL1 Payload (SP) is present, for example a Secure OS, the AArch64 EL3 Runtime Software must be integrated with a Secure Payload Dispatcher (SPD) component to customize the interaction with the SP.
- A Test SP and SPD to demonstrate AArch64 Secure Monitor functionality and SP interaction with PSCI.
- SPDs for the OP-TEE Secure OS, NVIDIA Trusted Little Kernel and Trusty Secure OS.
- A Trusted Board Boot implementation, conforming to all mandatory TBBR requirements. This includes image authentication, Firmware Update (or recovery mode), and packaging of the various firmware images into a Firmware Image Package (FIP).
- Pre-integration of TBB with the Arm CryptoCell product, to take advantage of its hardware Root of Trust and crypto acceleration services.

- Reliability, Availability, and Serviceability (RAS) functionality, including
  - A Secure Partition Manager (SPM) to manage Secure Partitions in Secure-EL0, which can be used to implement simple management and security services.
  - An SDEI dispatcher to route interrupt-based SDEI events.
  - An Exception Handling Framework (EHF) that allows dispatching of EL3 interrupts to their registered handlers, to facilitate firmware-first error handling.
- A dynamic configuration framework that enables each of the firmware images to be configured at runtime if required by the platform. It also enables loading of a hardware configuration (for example, a kernel device tree) as part of the FIP, to be passed through the firmware stages. This feature is now incorporated inside the firmware configuration framework (fconf), which is still flagged as experimental.
- Support for alternative boot flows, for example to support platforms where the EL3 Runtime Software is loaded
  using other firmware or a separate secure system processor, or where a non-TF-A ROM expects BL2 to be loaded
  at EL3.
- Support for the GCC, LLVM and Arm Compiler 6 toolchains.
- Support for combining several libraries into a "romlib" image that may be shared across images to reduce memory
  footprint. The romlib image is stored in ROM but is accessed through a jump-table that may be stored in readwrite memory, allowing for the library code to be patched.
- Support for the Secure Partition Manager Dispatcher (SPMD) component as a new standard service.
- Support for ARMv8.3 pointer authentication in the normal and secure worlds. The use of pointer authentication in the normal world is enabled whenever architectural support is available, without the need for additional build flags. Use of pointer authentication in the secure world remains an experimental configuration at this time and requires the BRANCH\_PROTECTION option to be set to non-zero.
- Position-Independent Executable (PIE) support. Currently for BL2, BL31, and TSP, with further support to be added in a future release.

#### 1.1.2 Still to come

- Support for additional platforms.
- Refinements to Position Independent Executable (PIE) support.
- Continued support for the FF-A v1.0 (formally known as SPCI) specification, to enable the use of secure partition management in the secure world.
- Documentation enhancements.
- Ongoing support for new architectural features, CPUs and System IP.
- Ongoing support for new Arm system architecture specifications.
- Ongoing security hardening, optimization and quality improvements.

Copyright (c) 2019-2021, Arm Limited. All rights reserved.

#### 1.2 Release Processes

#### 1.2.1 Project Release Cadence

The project currently aims to do a release once every 6 months which will be tagged on the master branch. There will be a code freeze (stop merging non-essential changes) up to 4 weeks prior to the target release date. The release candidates will start appearing after this and only bug fixes or updates required for the release will be merged. The maintainers are free to use their judgement on what changes are essential for the release. A release branch may be created after code freeze if there are significant changes that need merging onto the integration branch during the merge window.

The release testing will be performed on release candidates and depending on issues found, additional release candidates may be created to fix the issues.

```
|<-----6 months----->|
|<---4 weeks--->| |<---4 weeks--->|
+-----> time
| code freeze ver w.x code freeze ver y.z
```

#### **Upcoming Releases**

These are the estimated dates for the upcoming release. These may change depending on project requirement and partner feedback.

Release Version	Target Date	Expected Code Freeze
v2.0	1st week of Oct '18	1st week of Sep '18
v2.1	5th week of Mar '19	1st week of Mar '19
v2.2	4th week of Oct '19	1st week of Oct '19
v2.3	4th week of Apr '20	1st week of Apr '20
v2.4	2nd week of Nov '20	4th week of Oct '20
v2.5	3rd week of May '21	5th week of Apr '21
v2.6	4th week of Oct '21	1st week of Oct '21

#### 1.2.2 Removal of Deprecated Interfaces

As mentioned in the *Platform Compatibility Policy*, this is a live document cataloging all the deprecated interfaces in TF-A project and the Release version after which it will be removed.

Interface	Deprecation Date	Removed after Release	Comments

Copyright (c) 2018-2021, Arm Limited and Contributors. All rights reserved.

1.2. Release Processes 3

## 1.3 Project Maintenance

Trusted Firmware-A (TF-A) is an open governance community project. All contributions are ultimately merged by the maintainers listed below. Technical ownership of most parts of the codebase falls on the code owners listed below. An acknowledgement from these code owners is required before the maintainers merge a contribution.

More details may be found in the Project Maintenance Process document.

#### 1.3.1 Maintainers

Mail Dan Handley <an.handley@arm.com>

GitHub ID danh-arm

Mail Soby Mathew <soby.mathew@arm.com>

GitHub ID soby-mathew

Mail Sandrine Bailleux <sandrine.bailleux@arm.com>

GitHub ID sandrine-bailleux-arm

Mail Alexei Fedorov < Alexei.Fedorov@arm.com>

GitHub ID AlexeiFedorov

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Mail Mark Dykes <mark.dykes@arm.com>

GitHub ID mardyk01

Mail Olivier Deprez <olivier.deprez@arm.com>

GitHub ID odeprez

Mail Bipin Ravi <br/> <br/> bipin.ravi@arm.com>

GitHub ID bipinravi-arm

Mail Joanna Farley <joanna.farley@arm.com>

GitHub ID joannafarley-arm

Mail Julius Werner < jwerner@chromium.org>

GitHub ID jwerner-chromium

Mail Varun Wadekar < vwadekar@nvidia.com>

GitHub ID vwadekar

Mail Andre Przywara <andre.przywara@arm.com>

GitHub ID Andre-ARM

Mail Lauren Wehrmeister < Lauren. Wehrmeister @ arm.com>

GitHub ID laurenw-arm

Mail Madhukar Pappireddy < Madhukar. Pappireddy @arm.com>

GitHub ID madhukar-Arm

Mail Raghu Krishnamurthy <raghu.ncstate@icloud.com>

#### GitHub ID raghuncstate

#### 1.3.2 Code owners

#### **Common Code**

#### Armv7-A architecture port

```
Mail Etienne Carriere <etienne.carriere@linaro.org>
GitHub ID etienne-lms
```

#### **Build Definitions for CMake Build System**

```
Mail Javier Almansa Sobrino <Javier.AlmansaSobrino@arm.com>
GitHub ID javieralso-arm
Mail Chris Kay <chris.kay@arm.com>
GitHub ID CJKay
Files /
```

#### **Software Delegated Exception Interface (SDEI)**

```
Mail Mark Dykes <mark.dykes@arm.com>
GitHub ID mardyk01

Mail John Powell <John.Powell@arm.com>
GitHub ID john-powell-arm

Files services/std_svc/sdei/
```

#### **Trusted Boot**

```
Mail Sandrine Bailleux <sandrine.bailleux@arm.com>
GitHub ID sandrine-bailleux-arm
Mail Manish Pandey <manish.pandey2@arm.com>
GitHub ID manish-pandey-arm
Mail Manish Badarkhe <manish.badarkhe@arm.com>
GitHub ID ManishVB-Arm
Files drivers/auth/
```

#### **Secure Partition Manager (SPM)**

Mail Olivier Deprez <olivier.deprez@arm.com>

GitHub ID odeprez

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Mail Maksims Svecovs <maksims.svecovs@arm.com>

GitHub ID max-shvetsov

Mail Joao Alves < Joao. Alves @ arm.com>

GitHub ID J-Alves

Files services/std\_svc/spm\*

#### **Exception Handling Framework (EHF)**

Mail Manish Badarkhe <manish.badarkhe@arm.com>

GitHub ID ManishVB-Arm

Mail John Powell < John.Powell@arm.com>

GitHub ID john-powell-arm

Files bl31/ehf.c

#### **Drivers, Libraries and Framework Code**

#### **Console API framework**

Mail Julius Werner < jwerner@chromium.org>

GitHub ID jwerner-chromium

Files drivers/console/

Files include/drivers/console.h

Files plat/common/aarch64/crash\_console\_helpers.S

#### coreboot support libraries

Mail Julius Werner < jwerner@chromium.org>

GitHub ID jwerner-chromium

Files drivers/coreboot/

Files include/drivers/coreboot/

Files include/lib/coreboot.h

Files lib/coreboot/

#### eMMC/UFS drivers

Mail Haojian Zhuang <a href="mailto:kaojian.zhuang@linaro.org">haojian.zhuang@linaro.org</a>

GitHub ID hzhuang1

Files drivers/partition/

**Files** drivers/synopsys/emmc/

Files drivers/synopsys/ufs/

Files drivers/ufs/

Files include/drivers/dw\_ufs.h

Files include/drivers/ufs.h

Files include/drivers/synopsys/dw\_mmc.h

#### JTAG DCC console driver

M Michal Simek <michal.simek@xilinx.com>

G michalsimek

M Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com>

G venkatesh

F drivers/arm/dcc/

F include/drivers/arm/dcc.h

#### **Power State Coordination Interface (PSCI)**

Mail Javier Almansa Sobrino < Javier. Almansa Sobrino @arm.com>

GitHub ID javieralso-arm

Mail Madhukar Pappireddy < Madhukar. Pappireddy @ arm.com>

GitHub ID madhukar-Arm

Mail Lauren Wehrmeister < Lauren. Wehrmeister @arm.com>

GitHub ID laurenw-arm

Mail Zelalem Aweke <Zelalem.Aweke@arm.com>

GitHub ID zelalem-aweke

Files lib/psci/

#### **DebugFS**

Mail Olivier Deprez <olivier.deprez@arm.com>

GitHub ID odeprez

Files lib/debugfs/

#### Firmware Configuration Framework (FCONF)

Mail Madhukar Pappireddy < Madhukar. Pappireddy @ arm.com>

GitHub ID madhukar-Arm

Mail Manish Badarkhe <manish.badarkhe@arm.com>

GitHub ID ManishVB-Arm

Mail Lauren Wehrmeister < Lauren. Wehrmeister @ arm.com>

GitHub ID laurenw-arm

Files lib/fconf/

#### **Performance Measurement Framework (PMF)**

Mail Joao Alves <Joao.Alves@arm.com>

GitHub ID J-Alves

Mail Jimmy Brisson < Jimmy.Brisson@arm.com>

GitHub ID theotherjimmy

Files lib/pmf/

#### **Arm CPU libraries**

Mail Lauren Wehrmeister <Lauren.Wehrmeister@arm.com>

GitHub ID laurenw-arm

Mail John Powell < John.Powell@arm.com>

GitHub ID john-powell-arm

Files lib/cpus/

#### Reliability Availability Serviceabilty (RAS) framework

Mail Olivier Deprez <olivier.deprez@arm.com>

GitHub ID odeprez

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Files lib/extensions/ras/

#### **Activity Monitors Unit (AMU) extensions**

Mail Alexei Fedorov < Alexei.Fedorov@arm.com>

GitHub ID AlexeiFedorov

Files lib/extensions/amu/

#### Memory Partitioning And Monitoring (MPAM) extensions

Mail Zelalem Aweke <Zelalem.Aweke@arm.com>

GitHub ID zelalem-aweke

Mail Jimmy Brisson < Jimmy.Brisson@arm.com>

GitHub ID theotherjimmy

Files lib/extensions/mpam/

#### Pointer Authentication (PAuth) and Branch Target Identification (BTI) extensions

Mail Alexei Fedorov < Alexei.Fedorov@arm.com>

GitHub ID AlexeiFedorov

Mail Zelalem Aweke <Zelalem.Aweke@arm.com>

GitHub ID zelalem-aweke

Files lib/extensions/pauth/

#### **Statistical Profiling Extension (SPE)**

Mail Zelalem Aweke <Zelalem.Aweke@arm.com>

GitHub ID zelalem-aweke

Mail Jimmy Brisson < Jimmy.Brisson@arm.com>

GitHub ID theotherjimmy

Files lib/extensions/spe/

#### Scalable Vector Extension (SVE)

Mail Jimmy Brisson < Jimmy.Brisson@arm.com>

GitHub ID theotherjimmy

Files lib/extensions/sve/

#### Standard C library

Mail Alexei Fedorov < Alexei.Fedorov@arm.com>

GitHub ID AlexeiFedorov

Mail John Powell < John.Powell@arm.com>

GitHub ID john-powell-arm

Files lib/libc/

#### **Library At ROM (ROMlib)**

Mail Madhukar Pappireddy < Madhukar.Pappireddy@arm.com>

GitHub ID madhukar-Arm

Files lib/romlib/

#### Translation tables (xlat\_tables) library

Mail Javier Almansa Sobrino < Javier. Almansa Sobrino @arm.com>

GitHub ID javieralso-arm

Mail Joao Alves < Joao. Alves @ arm.com>

GitHub ID J-Alves

**Files** lib/xlat\_tables\_\*/

#### **IO** abstraction layer

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Mail Olivier Deprez <olivier.deprez@arm.com>

GitHub ID odeprez

Files drivers/io/

#### **GIC** driver

Mail Alexei Fedorov < Alexei.Fedorov@arm.com>

GitHub ID AlexeiFedorov

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Mail Madhukar Pappireddy < Madhukar. Pappireddy @arm.com>

GitHub ID madhukar-Arm

Mail Olivier Deprez <olivier.deprez@arm.com>

#### GitHub ID odeprez

Files drivers/arm/gic/

#### Libfdt wrappers

Mail Madhukar Pappireddy < Madhukar.Pappireddy@arm.com>

GitHub ID madhukar-Arm

Mail Manish Badarkhe <manish.badarkhe@arm.com>

GitHub ID ManishVB-Arm

Files common/fdt\_wrappers.c

#### **Firmware Encryption Framework**

Mail Sumit Garg <sumit.garg@linaro.org>

**GitHub ID** b49020

Files drivers/io/io\_encrypted.c

Files include/drivers/io/io\_encrypted.h

Files include/tools\_share/firmware\_encrypted.h

#### **Measured Boot**

Mail Alexei Fedorov < Alexei.Fedorov@arm.com>

GitHub ID AlexeiFedorov

Mail Javier Almansa Sobrino < Javier. Almansa Sobrino @arm.com>

GitHub ID javieralso-arm

Files drivers/measured\_boot

Files include/drivers/measured\_boot

Files plat/arm/board/fvp/fvp\_measured\_boot.c

#### System Control and Management Interface (SCMI) Server

Mail Etienne Carriere <etienne.carriere@st.com>

GitHub ID etienne-lms

Mail Peng Fan <peng.fan@nxp.com>

GitHub ID MrVan

Files drivers/scmi-msg

Files include/drivers/scmi\*

#### **Platform Ports**

#### Allwinner ARMv8 platform port

Mail Andre Przywara <andre.przywara@arm.com>

GitHub ID Andre-ARM

Mail Samuel Holland <samuel@sholland.org>

GitHub ID smaeul

Files docs/plat/allwinner.rst

Files plat/allwinner/

Files drivers/allwinner/

#### Amlogic Meson S905 (GXBB) platform port

Mail Andre Przywara <andre.przywara@arm.com>

GitHub ID Andre-ARM

Files docs/plat/meson-gxbb.rst

Files drivers/amlogic/

Files plat/amlogic/gxbb/

#### Amlogic Meson S905x (GXL) platform port

Mail Remi Pommarel <repk@triplefau.lt>

GitHub ID remi-triplefault

Files docs/plat/meson-gxl.rst

Files plat/amlogic/gxl/

#### Amlogic Meson S905X2 (G12A) platform port

Mail Carlo Caione <ccaione@baylibre.com>

GitHub ID carlocaione

Files docs/plat/meson-g12a.rst

Files plat/amlogic/g12a/

#### Amlogic Meson A113D (AXG) platform port

Mail Carlo Caione <ccaione@baylibre.com>

GitHub ID carlocaione

Files docs/plat/meson-axg.rst

Files plat/amlogic/axg/

#### **Arm FPGA platform port**

Mail Andre Przywara <andre.przywara@arm.com>

GitHub ID Andre-ARM

Mail Javier Almansa Sobrino < Javier. Almansa Sobrino @arm.com>

GitHub ID javieralso-arm

Files plat/arm/board/arm\_fpga

#### **Arm FVP Platform port**

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Mail Madhukar Pappireddy < Madhukar.Pappireddy@arm.com>

GitHub ID madhukar-Arm

Files plat/arm/board/fvp

#### **Arm Juno Platform port**

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Mail Chris Kay <chris.kay@arm.com>

GitHub ID CJKay

Files plat/arm/board/juno

#### **Arm Morello and N1SDP Platform ports**

Mail Manoj Kumar <manoj.kumar3@arm.com>

GitHub ID manojkumar-arm

Mail Chandni Cherukuri <chandni.cherukuri@arm.com>

GitHub ID chandnich

Files plat/arm/board/morello

**Files** plat/arm/board/n1sdp

#### **Arm Rich IoT Platform ports**

Mail Abdellatif El Khlifi <abdellatif.elkhlifi@arm.com>

GitHub ID abdellatif-elkhlifi

Mail Vishnu Banavath < vishnu.banavath@arm.com>

GitHub ID vishnu-banavath

Files plat/arm/board/corstone700

Files plat/arm/board/a5ds

Files plat/arm/board/diphda

#### **Arm Reference Design platform ports**

Mail Thomas Abraham < thomas.abraham@arm.com>

GitHub ID thomas-arm

Mail Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com>

GitHub ID vijayenthiran-arm

Files plat/arm/css/sgi/

Files plat/arm/board/rde1edge/

Files plat/arm/board/rdn1edge/

Files plat/arm/board/rdn2/

Files plat/arm/board/rdv1/

**Files** plat/arm/board/rdv1mc/

Files plat/arm/board/sgi575/

#### **Arm Total Compute platform port**

Mail Arunachalam Ganapathy <arunachalam.ganapathy@arm.com>

GitHub ID arugan02

Mail Usama Arif <usama.arif@arm.com>

GitHub ID uarif1

Files plat/arm/board/tc

#### HiSilicon HiKey and HiKey960 platform ports

Mail Haojian Zhuang <a href="mailto:kaojian.zhuang@linaro.org">haojian.zhuang@linaro.org</a>

GitHub ID hzhuang1

Files docs/plat/hikey.rst

Files docs/plat/hikey960.rst

Files plat/hisilicon/hikey/

Files plat/hisilicon/hikey960/

#### **HiSilicon Poplar platform port**

Mail Shawn Guo <shawn.guo@linaro.org>

GitHub ID shawnguo2

Files docs/plat/poplar.rst

Files plat/hisilicon/poplar/

#### Intel SocFPGA platform ports

Mail Tien Hock Loh <tien.hock.loh@intel.com>

GitHub ID thloh85-intel

Mail Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>

GitHub ID mabdulha

Files plat/intel/soc

Files drivers/intel/soc/

#### MediaTek platform ports

Mail Rex-BC Chen <rex-bc.chen@mediatek.com>

GitHub ID mtk-rex-bc-chen

Files plat/mediatek/

#### Marvell platform ports and SoC drivers

Mail Konstantin Porotchkin <kostap@marvell.com>

GitHub ID kostapr

Files docs/plat/marvell/

Files plat/marvell/

Files drivers/marvell/

Files tools/marvell/

#### **NVidia platform ports**

Mail Varun Wadekar < vwadekar@nvidia.com>

GitHub ID vwadekar

Files docs/plat/nvidia-tegra.rst

Files include/lib/cpus/aarch64/denver.h

Files lib/cpus/aarch64/denver.S

Files plat/nvidia/

#### **NXP QorlQ Layerscape platform ports**

Mail Jiafei Pan <jiafei.pan@nxp.com>

GitHub ID qoriq-open-source

Files docs/plat/ls1043a.rst

Files plat/layerscape/

#### NXP i.MX 7 WaRP7 platform port and SoC drivers

Mail Bryan O'Donoghue <br/> <br/> bryan.odonoghue@linaro.org>

GitHub ID bryanodonoghue

Mail Jun Nie <jun.nie@linaro.org>

GitHub ID niej

Files docs/plat/warp7.rst

Files plat/imx/common/

Files plat/imx/imx7/

Files drivers/imx/timer/

Files drivers/imx/uart/

Files drivers/imx/usdhc/

#### NXP i.MX 8 platform port

Mail Peng Fan <peng.fan@nxp.com>

GitHub ID MrVan

Files docs/plat/imx8.rst

Files plat/imx/

#### NXP i.MX8M platform port

Mail Jacky Bai <ping.bai@nxp.com>

GitHub ID JackyBai

Files docs/plat/imx8m.rst

Files plat/imx/imx8m/

#### NXP QorlQ Layerscape common code for platform ports

Mail Pankaj Gupta <pankaj.gupta@nxp.com>

GitHub ID pangupta

Files docs/plat/nxp/

Files plat/nxp/

Files drivers/nxp/

Files tools/nxp/

#### NXP SoC Part LX2160A and its platform port

Mail Pankaj Gupta <pankaj.gupta@nxp.com>

GitHub ID pangupta

Files plat/nxp/soc-lx2160a

Files plat/nxp/soc-lx2160a/lx2162aqds

Files plat/nxp/soc-lx2160a/lx2160aqds

Files plat/nxp/soc-lx2160a/lx2160ardb

#### **QEMU platform port**

Mail Jens Wiklander < jens.wiklander@linaro.org>

GitHub ID jenswi-linaro

Files docs/plat/qemu.rst

Files plat/qemu/

#### QTI platform port

Mail Saurabh Gorecha <sgorecha@codeaurora.org>

GitHub ID sgorecha

Mail Debasish Mandal <dmandal@codeaurora.org>

Mail QTI TF Maintainers <qti.trustedfirmware.maintainers@codeaurora.org>

Files docs/plat/qti.rst

#### Files plat/qti/

#### Raspberry Pi 3 platform port

```
Mail Ying-Chun Liu (PaulLiu) <paul.liu@linaro.org>
```

GitHub ID grandpaul

Files docs/plat/rpi3.rst

Files plat/rpi/rpi3/

Files plat/rpi/common/

Files drivers/rpi3/

Files include/drivers/rpi3/

#### Raspberry Pi 4 platform port

```
Mail Andre Przywara <andre.przywara@arm.com>
```

GitHub ID Andre-ARM

Files docs/plat/rpi4.rst

Files plat/rpi/rpi4/

Files plat/rpi/common/

Files drivers/rpi3/

Files include/drivers/rpi3/

#### Renesas rcar-gen3 platform port

```
Mail Jorge Ramirez-Ortiz < jramirez@baylibre.com>
```

GitHub ID ldts

Mail Marek Vasut <marek.vasut@gmail.com>

GitHub ID marex

Files docs/plat/rcar-gen3.rst

Files plat/renesas/common

Files plat/renesas/rcar

Files drivers/renesas/common

Files drivers/renesas/rcar

Files tools/renesas/rcar\_layout\_create

#### Renesas RZ/G2 platform port

Mail Biju Das <br/> <br/>biju.das.jz@bp.renesas.com>

GitHub ID bijucdas

Mail Marek Vasut <marek.vasut@gmail.com>

GitHub ID marex

Mail Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>

GitHub ID prabhakarlad

Files docs/plat/rz-g2.rst

Files plat/renesas/common

**Files** plat/renesas/rzg

Files drivers/renesas/common

Files drivers/renesas/rzg

Files tools/renesas/rzg\_layout\_create

#### RockChip platform port

Mail Tony Xie <tony.xie@rock-chips.com>

GitHub ID TonyXie06

GitHub ID rockchip-linux

Mail Heiko Stuebner <heiko@sntech.de>

GitHub ID mmind

Mail Julius Werner < jwerner@chromium.org>

GitHub ID jwerner-chromium

Files plat/rockchip/

#### STM32MP1 platform port

Mail Yann Gautier < yann.gautier@st.com>

GitHub ID Yann-lms

Files docs/plat/stm32mp1.rst

Files drivers/st/

Files fdts/stm32\*

Files include/drivers/st/

Files include/dt-bindings/\*/stm32\*

Files plat/st/

Files tools/stm32image/

#### Synquacer platform port

Mail Sumit Garg <sumit.garg@linaro.org>

**GitHub ID** b49020

Files docs/plat/synquacer.rst

Files plat/socionext/synquacer/

#### **Texas Instruments platform port**

Mail Nishanth Menon <nm@ti.com>

GitHub ID nmenon

Files docs/plat/ti-k3.rst

Files plat/ti/

#### **UniPhier platform port**

Mail Orphan

Files docs/plat/socionext-uniphier.rst

Files plat/socionext/uniphier/

#### Xilinx platform port

Mail Michal Simek <michal.simek@xilinx.com>

GitHub ID michalsimek

Mail Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com>

GitHub ID venkatesh

Files docs/plat/xilinx-zynqmp.rst

Files plat/xilinx/

#### **Secure Payloads and Dispatchers**

#### **OP-TEE dispatcher**

Mail Jens Wiklander < jens.wiklander@linaro.org>

GitHub ID jenswi-linaro

Files docs/components/spd/optee-dispatcher.rst

Files services/spd/opteed/

#### TLK/Trusty secure payloads

Mail Varun Wadekar < vwadekar@nvidia.com>

GitHub ID vwadekar

Files docs/components/spd/tlk-dispatcher.rst

Files docs/components/spd/trusty-dispatcher.rst

Files include/bl32/payloads/tlk.h

Files services/spd/tlkd/

Files services/spd/trusty/

#### **Test Secure Payload (TSP)**

Mail Manish Badarkhe <manish.badarkhe@arm.com>

GitHub ID ManishVB-Arm

Files bl32/tsp/

**Files** services/spd/tspd/

#### **Tools**

#### **Fiptool**

Mail Joao Alves < Joao. Alves @ arm.com>

GitHub ID J-Alves

Files tools/fiptool/

#### Cert create tool

Mail Sandrine Bailleux <sandrine.bailleux@arm.com>

GitHub ID sandrine-bailleux-arm

Files tools/cert\_create/

#### Encrypt\_fw tool

Mail Sumit Garg <sumit.garg@linaro.org>

GitHub ID b49020

Files tools/encrypt\_fw/

#### **Sptool**

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Files tools/sptool/

#### **Build system**

Mail Manish Pandey <manish.pandey2@arm.com>

GitHub ID manish-pandey-arm

Files Makefile

Files make\_helpers/

#### **Threat Model**

Mail Zelalem Aweke <Zelalem.Aweke@arm.com>

GitHub ID zelalem-aweke

Mail Sandrine Bailleux <sandrine.bailleux@arm.com>

GitHub ID sandrine-bailleux-arm

Mail Joanna Farley <joanna.farley@arm.com>

GitHub ID joannafarley-arm

Mail Raghu Krishnamurthy <raghu.ncstate@icloud.com>

GitHub ID raghuncstate

Mail Varun Wadekar < vwadekar@nvidia.com>

GitHub ID vwadekar

Files docs/threat\_model/

## 1.4 Support & Contact

We welcome any feedback on TF-A and there are several methods for providing it or for obtaining support.

**Warning:** If you think you have found a security vulnerability, please report this using the process defined in the *Security Handling* document.

#### 1.4.1 Mailing Lists

Public mailing lists for TF-A and the wider Trusted Firmware project are hosted on TrustedFirmware.org. The mailing lists can be used for general enquiries, enhancement requests and issue reports, or to follow and participate in technical or organizational discussions around the project. These discussions include design proposals, advance notice of changes and upcoming events.

The relevant lists for the TF-A project are:

- · TF-A development
- TF-A-Tests development

You can see a summary of all the lists on the TrustedFirmware.org website.

#### 1.4.2 Open Tech Forum Call

Every other week, we organize a call with all interested TF-A contributors. Anyone is welcome to join. This is an opportunity to discuss any technical topic within the community. More details can be found here.

#### 1.4.3 Issue Tracker

Bug reports may be filed on the issue tracker on the TrustedFirmware.org website. Using this tracker gives everyone visibility of the known issues in TF-A.

#### 1.4.4 Arm Licensees

Arm licensees have an additional support conduit - they may contact Arm directly via their partner managers.

Copyright (c) 2019-2020, Arm Limited. All rights reserved.

## 1.5 Contributor Acknowledgements

**Note:** This file is only relevant for legacy contributions, to acknowledge the specific contributors referred to in "Arm Limited and Contributors" copyright notices. As contributors are now encouraged to put their name or company name directly into the copyright notices, this file is not relevant for new contributions. See the *License* document for the correct template to use for new contributions.

- · Linaro Limited
- · Marvell International Ltd.
- NVIDIA Corporation
- NXP Semiconductors
- · Socionext Inc.
- STMicroelectronics
- · Xilinx, Inc.

#### Trusted Firmware-A

Copyright (c) 2019, Arm Limited. All rights reserved.

**CHAPTER** 

**TWO** 

#### **GETTING STARTED**

## 2.1 Prerequisites

This document describes the software requirements for building *TF-A* for AArch32 and AArch64 target platforms.

It may possible to build *TF-A* with combinations of software packages that are different from those listed below, however only the software described in this document can be officially supported.

#### 2.1.1 Build Host

TF-A can be built using either a Linux or a Windows machine as the build host.

A relatively recent Linux distribution is recommended for building *TF-A*. We have performed tests using Ubuntu 16.04 LTS (64-bit) but other distributions should also work fine as a base, provided that the necessary tools and libraries can be installed.

#### 2.1.2 Toolchain

TF-A can be built with any of the following cross-compiler toolchains that target the Armv7-A or Armv8-A architectures:

- GCC >= 10.2-2020.11 (from the Arm Developer website)
- Clang >= 4.0
- Arm Compiler >= 6.0

In addition, a native compiler is required to build the supporting tools.

**Note:** The software has also been built on Windows 7 Enterprise SP1, using CMD.EXE, Cygwin, and Msys (MinGW) shells, using version 5.3.1 of the GNU toolchain.

Note: For instructions on how to select the cross compiler refer to Performing an Initial Build.

#### 2.1.3 Software and Libraries

The following tools are required to obtain and build *TF-A*:

- An appropriate toolchain (see *Toolchain*)
- · GNU Make
- Git

The following libraries must be available to build one or more components or supporting tools:

• OpenSSL >= 1.0.1

Required to build the cert create tool.

The following libraries are required for Trusted Board Boot support:

• mbed TLS == 2.26.0 (tag: mbedtls-2.26.0)

These tools are optional:

• Device Tree Compiler (DTC) >= 1.4.6

Needed if you want to rebuild the provided Flattened Device Tree (FDT) source files (.dts files). DTC is available for Linux through the package repositories of most distributions.

• Arm Development Studio 5 (DS-5)

The standard software package used for debugging software on Arm development platforms and FVP models.

• Node.js >= 14

Highly recommended, and necessary in order to install and use the packaged Git hooks and helper tools. Without these tools you will need to rely on the CI for feedback on commit message conformance.

#### Package Installation (Linux)

If you are using the recommended Ubuntu distribution then you can install the required packages with the following command:

```
sudo apt install build-essential git libssl-dev
```

The optional packages can be installed using:

```
sudo apt install device-tree-compiler
```

Additionally, to install an up-to-date version of Node.js, you can use the Node Version Manager to install a version of your choosing (we recommend 14, but later LTS versions might offer a more stable experience):

```
curl -o- https://raw.githubusercontent.com/nvm-sh/nvm/v0.38.0/install.sh | "$SHELL"
exec "$SHELL" -ic "nvm install 14; exec $SHELL"
```

#### 2.1.4 Supporting Files

TF-A has been tested with pre-built binaries and file systems from Linaro Release 20.01. Alternatively, you can build the binaries from source using instructions in *Performing an Initial Build*.

#### 2.1.5 Getting the TF-A Source

Source code for *TF-A* is maintained in a Git repository hosted on TrustedFirmware.org. To clone this repository from the server, run the following in your shell:

```
git clone "https://review.trustedfirmware.org/TF-A/trusted-firmware-a"
```

#### **Additional Steps for Contributors**

If you are planning on contributing back to TF-A, there are some things you'll want to know.

TF-A is hosted by a Gerrit Code Review server. Gerrit requires that all commits include a Change-Id footer, and this footer is typically automatically generated by a Git hook installed by you, the developer.

If you have Node.js installed already, you can automatically install this hook, along with any additional hooks and Javascript-based tooling that we use, by running from within your newly-cloned repository:

```
npm install --no-save
```

If you have opted **not** to install Node.js, you can install the Gerrit hook manually by running:

```
curl -Lo $(git rev-parse --git-dir)/hooks/commit-msg https://review.trustedfirmware.org/

-tools/hooks/commit-msg

chmod +x $(git rev-parse --git-dir)/hooks/commit-msg
```

You can read more about Git hooks in the githooks page of the Git documentation, available here.

Copyright (c) 2021, Arm Limited. All rights reserved.

## 2.2 Building Documentation

To create a rendered copy of this documentation locally you can use the Sphinx tool to build and package the plain-text documents into HTML-formatted pages.

If you are building the documentation for the first time then you will need to check that you have the required software packages, as described in the *Prerequisites* section that follows.

**Note:** An online copy of the documentation is available at https://www.trustedfirmware.org/docs/tf-a, if you want to view a rendered copy without doing a local build.

#### 2.2.1 Prerequisites

For building a local copy of the *TF-A* documentation you will need, at minimum:

- Python 3 (3.5 or later)
- PlantUML (1.2017.15 or later)

Optionally, the Dia application can be installed if you need to edit existing .dia diagram files, or create new ones.

You must also install the Python modules that are specified in the requirements.txt file in the root of the docs directory. These modules can be installed using pip3 (the Python Package Installer). Passing this requirements file as an argument to pip3 automatically installs the specific module versions required by *TF-A*.

An example set of installation commands for Ubuntu 18.04 LTS follows, assuming that the working directory is docs:

```
sudo apt install python3 python3-pip plantuml [dia]
pip3 install [--user] -r requirements.txt
```

**Note:** Several other modules will be installed as dependencies. Please review the list to ensure that there will be no conflicts with other modules already installed in your environment.

Passing the optional --user argument to pip3 will install the Python packages only for the current user. Omitting this argument will attempt to install the packages globally and this will likely require the command to be run as root or using sudo.

**Note:** More advanced usage instructions for *pip* are beyond the scope of this document but you can refer to the pip homepage for detailed guides.

#### 2.2.2 Building rendered documentation

Documents can be built into HTML-formatted pages from project root directory by running the following command.

make doc

Output from the build process will be placed in:

docs/build/html

We also support building documentation in other formats. From the docs directory of the project, run the following command to see the supported formats. It is important to note that you will not get the correct result if the command is run from the project root directory, as that would invoke the top-level Makefile for *TF-A* itself.

make help

#### 2.2.3 Building rendered documentation from a container

There may be cases where you can not either install or upgrade required dependencies to generate the documents, so in this case, one way to create the documentation is through a docker container. The first step is to check if docker is installed in your host, otherwise check main docker page for installation instructions. Once installed, run the following script from project root directory

```
docker run --rm -v $PWD:/TF sphinxdoc/sphinx \
    bash -c 'cd /TF && \
    pip3 install plantuml -r ./docs/requirements.txt && make doc'
```

The above command fetches the sphinxdoc/sphinx container from docker hub, launches the container, installs documentation requirements and finally creates the documentation. Once done, exit the container and output from the build process will be placed in:

docs/build/html

Copyright (c) 2019, Arm Limited. All rights reserved.

## 2.3 Building Supporting Tools

#### 2.3.1 Building and using the FIP tool

Firmware Image Package (FIP) is a packaging format used by TF-A to package firmware images in a single binary. The number and type of images that should be packed in a FIP is platform specific and may include TF-A images and other firmware images required by the platform. For example, most platforms require a BL33 image which corresponds to the normal world bootloader (e.g. UEFI or U-Boot).

The TF-A build system provides the make target fip to create a FIP file for the specified platform using the FIP creation tool included in the TF-A project. Examples below show how to build a FIP file for FVP, packaging TF-A and BL33 images.

For AArch64:

```
make PLAT=fvp BL33=<path-to>/bl33.bin fip
```

For AArch32:

```
make PLAT=fvp ARCH=aarch32 AARCH32_SP=sp_min BL33=<path-to>/bl33.bin fip
```

The resulting FIP may be found in:

```
build/fvp/<build-type>/fip.bin
```

For advanced operations on FIP files, it is also possible to independently build the tool and create or modify FIPs using this tool. To do this, follow these steps:

It is recommended to remove old artifacts before building the tool:

```
make -C tools/fiptool clean
```

Build the tool:

```
make [DEBUG=1] [V=1] fiptool
```

The tool binary can be located in:

```
./tools/fiptool/fiptool
```

Invoking the tool with help will print a help message with all available options.

Example 1: create a new Firmware package fip.bin that contains BL2 and BL31:

```
./tools/fiptool/fiptool create \
    --tb-fw build/<platform>/<build-type>/bl2.bin \
    --soc-fw build/<platform>/<build-type>/bl31.bin \
    fip.bin
```

Example 2: view the contents of an existing Firmware package:

```
./tools/fiptool/fiptool info <path-to>/fip.bin
```

Example 3: update the entries of an existing Firmware package:

```
# Change the BL2 from Debug to Release version
./tools/fiptool/fiptool update \
    --tb-fw build/<platform>/release/bl2.bin \
    build/<platform>/debug/fip.bin
```

Example 4: unpack all entries from an existing Firmware package:

```
# Images will be unpacked to the working directory
./tools/fiptool unpack cpath-to>/fip.bin
```

Example 5: remove an entry from an existing Firmware package:

```
./tools/fiptool fiptool remove \
    --tb-fw build/<platform>/debug/fip.bin
```

Note that if the destination FIP file exists, the create, update and remove operations will automatically overwrite it.

The unpack operation will fail if the images already exist at the destination. In that case, use -f or -force to continue.

More information about FIP can be found in the Firmware Design document.

### 2.3.2 Building the Certificate Generation Tool

The cert\_create tool is built as part of the TF-A build process when the fip make target is specified and TBB is enabled (as described in the previous section), but it can also be built separately with the following command:

```
make PLAT=<platform> [DEBUG=1] [V=1] certtool
```

For platforms that require their own IDs in certificate files, the generic 'cert\_create' tool can be built with the following command. Note that the target platform must define its IDs within a platform\_oid.h header file for the build to succeed.

```
make PLAT=<platform> USE_TBBR_DEFS=0 [DEBUG=1] [V=1] certtool
```

DEBUG=1 builds the tool in debug mode. V=1 makes the build process more verbose. The following command should be used to obtain help about the tool:

```
./tools/cert_create/cert_create -h
```

#### **Building the Firmware Encryption Tool**

The encrypt\_fw tool is built as part of the TF-A build process when the fip make target is specified, DECRYP-TION\_SUPPORT and TBB are enabled, but it can also be built separately with the following command:

```
make PLAT=<platform> [DEBUG=1] [V=1] enctool
```

DEBUG=1 builds the tool in debug mode. V=1 makes the build process more verbose. The following command should be used to obtain help about the tool:

```
./tools/encrypt_fw/encrypt_fw -h
```

Note that the enctool in its current implementation only supports encryption key to be provided in plain format. A typical implementation can very well extend this tool to support custom techniques to protect encryption key.

Also, a user may choose to provide encryption key or nonce as an input file via using cat <filename> instead of a hex string.

Copyright (c) 2019, Arm Limited. All rights reserved.

## 2.4 Performing an Initial Build

Before building TF-A, the environment variable CROSS\_COMPILE must point to the Linaro cross compiler.
 For AArch64:

```
export CROSS_COMPILE=<path-to-aarch64-gcc>/bin/aarch64-none-elf-
```

For AArch32:

```
export CROSS_COMPILE=<path-to-aarch32-gcc>/bin/arm-none-eabi-
```

It is possible to build TF-A using Clang or Arm Compiler 6. To do so CC needs to point to the clang or armclang binary, which will also select the clang or armclang assembler. Be aware that for Arm Compiler, the GNU linker is used by default. However for Clang LLVM linker (LLD) is used by default. In case of being needed the linker can be overridden using the LD variable. LLVM linker (LLD) version 9 is known to work with TF-A.

In both cases CROSS\_COMPILE should be set as described above.

Arm Compiler 6 will be selected when the base name of the path assigned to CC matches the string 'armclang'.

For AArch64 using Arm Compiler 6:

```
export CROSS_COMPILE=<path-to-aarch64-gcc>/bin/aarch64-none-elf-
make CC=<path-to-armclang>/bin/armclang PLAT=<platform> all
```

Clang will be selected when the base name of the path assigned to CC contains the string 'clang'. This is to allow both clang and clang-X.Y to work.

For AArch64 using clang:

```
export CROSS_COMPILE=<path-to-aarch64-gcc>/bin/aarch64-none-elf-
make CC=<path-to-clang>/bin/clang PLAT=<platform> all
```

• Change to the root directory of the TF-A source tree and build.

For AArch64:

```
make PLAT=<platform> all
```

For AArch32:

```
make PLAT=<platform> ARCH=aarch32 AARCH32_SP=sp_min all
```

#### Notes:

- If PLAT is not specified, fvp is assumed by default. See the *Build Options* document for more information on available build options.
- (AArch32 only) Currently only PLAT=fvp is supported.
- (AArch32 only) AARCH32\_SP is the AArch32 EL3 Runtime Software and it corresponds to the BL32 image. A minimal AARCH32\_SP, sp\_min, is provided by TF-A to demonstrate how PSCI Library can be integrated with an AArch32 EL3 Runtime Software. Some AArch32 EL3 Runtime Software may include other runtime services, for example Trusted OS services. A guide to integrate PSCI library with AArch32 EL3 Runtime Software can be found at PSCI Library Integration guide for Armv8-A AArch32 systems.
- (AArch64 only) The TSP (Test Secure Payload), corresponding to the BL32 image, is not compiled in by default. Refer to the *Test Secure Payload (TSP) and Dispatcher (TSPD)* document for details on building the TSP.
- By default this produces a release version of the build. To produce a debug version instead, refer to the "Debugging options" section below.
- The build process creates products in a build directory tree, building the objects and binaries for each boot loader stage in separate sub-directories. The following boot loader binary files are created from the corresponding ELF files:
  - \* build/<platform>/<build-type>/bl1.bin
  - \* build/<platform>/<build-type>/bl2.bin
  - \* build/<platform>/<build-type>/bl31.bin (AArch64 only)
  - \* build/<platform>/<build-type>/bl32.bin (mandatory for AArch32)

where <platform> is the name of the chosen platform and <build-type> is either debug or release. The actual number of images might differ depending on the platform.

• Build products for a specific build variant can be removed using:

```
make DEBUG=<D> PLAT=<platform> clean
```

... where <D> is 0 or 1, as specified when building.

The build tree can be removed completely using:

```
make realclean
```

Copyright (c) 2020, Arm Limited. All rights reserved.

# 2.5 Build Options

The TF-A build system supports the following build options. Unless mentioned otherwise, these options are expected to be specified at the build command line and are not to be modified in any component makefiles. Note that the build system doesn't track dependency for build options. Therefore, if any of the build options are changed from a previous build, a clean build must be performed.

## 2.5.1 Common build options

- AARCH32\_INSTRUCTION\_SET: Choose the AArch32 instruction set that the compiler should use. Valid values are T32 and A32. It defaults to T32 due to code having a smaller resulting size.
- AARCH32\_SP: Choose the AArch32 Secure Payload component to be built as as the BL32 image when ARCH=aarch32. The value should be the path to the directory containing the SP source, relative to the bl32/; the directory is expected to contain a makefile called <aarch32\_sp-value>.mk.
- AMU\_RESTRICT\_COUNTERS: Register reads to the group 1 counters will return zero at all but the highest implemented exception level. Reads from the memory mapped view are unaffected by this control.
- ARCH: Choose the target build architecture for TF-A. It can take either aarch64 or aarch32 as values. By default, it is defined to aarch64.
- ARM\_ARCH\_FEATURE: Optional Arm Architecture build option which specifies one or more feature modifiers. This option has the form [no]feature+... and defaults to none. It translates into compiler option -march=armvX[.Y]-a+[no]feature+.... See compiler's documentation for the list of supported feature modifiers.
- ARM\_ARCH\_MAJOR: The major version of Arm Architecture to target when compiling TF-A. Its value must be numeric, and defaults to 8. See also, *Armv8 Architecture Extensions* and *Armv7 Architecture Extensions* in *Firmware Design*.
- ARM\_ARCH\_MINOR: The minor version of Arm Architecture to target when compiling TF-A. Its value must be a numeric, and defaults to 0. See also, *Armv8 Architecture Extensions* in *Firmware Design*.
- BL2: This is an optional build option which specifies the path to BL2 image for the fip target. In this case, the BL2 in the TF-A will not be built.
- BL2U: This is an optional build option which specifies the path to BL2U image. In this case, the BL2U in TF-A will not be built.
- BL2\_AT\_EL3: This is an optional build option that enables the use of BL2 at EL3 execution level.
- BL2\_IN\_XIP\_MEM: In some use-cases BL2 will be stored in eXecute In Place (XIP) memory, like BL1. In these use-cases, it is necessary to initialize the RW sections in RAM, while leaving the RO sections in place. This option enable this use-case. For now, this option is only supported when BL2 AT EL3 is set to '1'.
- BL31: This is an optional build option which specifies the path to BL31 image for the fip target. In this case, the BL31 in TF-A will not be built.
- BL31\_KEY: This option is used when GENERATE\_COT=1. It specifies the file that contains the BL31 private key in PEM format. If SAVE\_KEYS=1, this file name will be used to save the key.
- BL32: This is an optional build option which specifies the path to BL32 image for the fip target. In this case, the BL32 in TF-A will not be built.
- BL32\_EXTRA1: This is an optional build option which specifies the path to Trusted OS Extra1 image for the fip target.
- BL32\_EXTRA2: This is an optional build option which specifies the path to Trusted OS Extra2 image for the fip target.

2.5. Build Options 33

- BL32\_KEY: This option is used when GENERATE\_COT=1. It specifies the file that contains the BL32 private key in PEM format. If SAVE\_KEYS=1, this file name will be used to save the key.
- BL33: Path to BL33 image in the host file system. This is mandatory for fip target in case TF-A BL2 is used.
- BL33\_KEY: This option is used when GENERATE\_COT=1. It specifies the file that contains the BL33 private key in PEM format. If SAVE\_KEYS=1, this file name will be used to save the key.
- BRANCH\_PROTECTION: Numeric value to enable ARMv8.3 Pointer Authentication and ARMv8.5 Branch Target Identification support for TF-A BL images themselves. If enabled, it is needed to use a compiler that supports the option -mbranch-protection. Selects the branch protection features to use:
- 0: Default value turns off all types of branch protection
- 1: Enables all types of branch protection features
- 2: Return address signing to its standard level
- 3: Extend the signing to include leaf functions
- 4: Turn on branch target identification mechanism

The table below summarizes BRANCH\_PROTECTION values, GCC compilation options and resulting PAuth/BTI features.

Value	GCC option	PAuth	BTI
0	none	N	N
1	standard	Y	Y
2	pac-ret	Y	N
3	pac-ret+leaf	Y	N
4	bti	N	Y

This option defaults to 0 and this is an experimental feature. Note that Pointer Authentication is enabled for Non-secure world irrespective of the value of this option if the CPU supports it.

- BUILD\_MESSAGE\_TIMESTAMP: String used to identify the time and date of the compilation of each build. It must be set to a C string (including quotes where applicable). Defaults to a string that contains the time and date of the compilation.
- BUILD\_STRING: Input string for VERSION\_STRING, which allows the TF-A build to be uniquely identified. Defaults to the current git commit id.
- BUILD\_BASE: Output directory for the build. Defaults to ./build
- CFLAGS: Extra user options appended on the compiler's command line in addition to the options set by the build system.
- COLD\_BOOT\_SINGLE\_CPU: This option indicates whether the platform may release several CPUs out of reset. It can take either 0 (several CPUs may be brought up) or 1 (only one CPU will ever be brought up during cold reset). Default is 0. If the platform always brings up a single CPU, there is no need to distinguish between primary and secondary CPUs and the boot path can be optimised. The plat\_is\_my\_cpu\_primary() and plat\_secondary\_cold\_boot\_setup() platform porting interfaces do not need to be implemented in this case.
- COT: When Trusted Boot is enabled, selects the desired chain of trust. Defaults to tbbr.
- CRASH\_REPORTING: A non-zero value enables a console dump of processor register state when an unexpected exception occurs during execution of BL31. This option defaults to the value of DEBUG i.e. by default this is only enabled for a debug build of the firmware.
- CREATE\_KEYS: This option is used when GENERATE\_COT=1. It tells the certificate generation tool to create new keys in case no valid keys are present or specified. Allowed options are '0' or '1'. Default is '1'.

- CTX\_INCLUDE\_AARCH32\_REGS: Boolean option that, when set to 1, will cause the AArch32 system registers to be included when saving and restoring the CPU context. The option must be set to 0 for AArch64-only platforms (that is on hardware that does not implement AArch32, or at least not at EL1 and higher ELs). Default value is 1.
- CTX\_INCLUDE\_EL2\_REGS: This boolean option provides context save/restore operations when entering/exiting an EL2 execution context. This is of primary interest when Armv8.4-SecEL2 extension is implemented. Default is 0 (disabled). This option must be equal to 1 (enabled) when SPD=spmd and SPMD\_SPM\_AT\_SEL2 is set.
- CTX\_INCLUDE\_FPREGS: Boolean option that, when set to 1, will cause the FP registers to be included when saving and restoring the CPU context. Default is 0.
- CTX\_INCLUDE\_NEVE\_REGS: Boolean option that, when set to 1, will cause the Armv8.4-NV registers to be saved/restored when entering/exiting an EL2 execution context. Default value is 0.
- CTX\_INCLUDE\_PAUTH\_REGS: Boolean option that, when set to 1, enables Pointer Authentication for Secure world. This will cause the ARMv8.3-PAuth registers to be included when saving and restoring the CPU context as part of world switch. Default value is 0 and this is an experimental feature. Note that Pointer Authentication is enabled for Non-secure world irrespective of the value of this flag if the CPU supports it.
- DEBUG: Chooses between a debug and release build. It can take either 0 (release) or 1 (debug) as values. 0 is the default.
- DECRYPTION\_SUPPORT: This build flag enables the user to select the authenticated decryption algorithm to be used to decrypt firmware/s during boot. It accepts 2 values: aes\_gcm and none. The default value of this flag is none to disable firmware decryption which is an optional feature as per TBBR. Also, it is an experimental feature.
- DISABLE\_BIN\_GENERATION: Boolean option to disable the generation of the binary image. If set to 1, then only the ELF image is built. 0 is the default.
- DISABLE\_MTPMU: Boolean option to disable FEAT\_MTPMU if implemented (Armv8.6 onwards). Its default value is 0 to keep consistency with platforms that do not implement FEAT\_MTPMU. For more information on FEAT MTPMU, check the latest Arm ARM.
- DYN\_DISABLE\_AUTH: Provides the capability to dynamically disable Trusted Board Boot authentication at runtime. This option is meant to be enabled only for development platforms. TRUSTED\_BOARD\_BOOT flag must be set if this flag has to be enabled. 0 is the default.
- E: Boolean option to make warnings into errors. Default is 1.
- EL3\_PAYLOAD\_BASE: This option enables booting an EL3 payload instead of the normal boot flow. It must specify the entry point address of the EL3 payload. Please refer to the "Booting an EL3 payload" section for more details.
- ENABLE\_AMU: Boolean option to enable Activity Monitor Unit extensions. This is an optional architectural feature available on v8.4 onwards. Some v8.2 implementations also implement an AMU and this option can be used to enable this feature on those systems as well. Default is 0.
- ENABLE\_ASSERTIONS: This option controls whether or not calls to assert() are compiled out. For debug builds, this option defaults to 1, and calls to assert() are left in place. For release builds, this option defaults to 0 and calls to assert() function are compiled out. This option can be set independently of DEBUG. It can also be used to hide any auxiliary code that is only required for the assertion and does not fit in the assertion itself.
- ENABLE\_BACKTRACE: This option controls whether to enable backtrace dumps or not. It is supported in both AArch64 and AArch32. However, in AArch32 the format of the frame records are not defined in the AAPCS and they are defined by the implementation. This implementation of backtrace only supports the format used by GCC when T32 interworking is disabled. For this reason enabling this option in AArch32 will force the compiler to only generate A32 code. This option is enabled by default only in AArch64 debug builds, but this behaviour can be overridden in each platform's Makefile or in the build command line.

2.5. Build Options 35

- ENABLE\_LTO: Boolean option to enable Link Time Optimization (LTO) support in GCC for TF-A. This option is currently only supported for AArch64. Default is 0.
- ENABLE\_MPAM\_FOR\_LOWER\_ELS: Boolean option to enable lower ELs to use MPAM feature. MPAM is an optional Armv8.4 extension that enables various memory system components and resources to define partitions; software running at various ELs can assign themselves to desired partition to control their performance aspects.
  - When this option is set to 1, EL3 allows lower ELs to access their own MPAM registers without trapping into EL3. This option doesn't make use of partitioning in EL3, however. Platform initialisation code should configure and use partitions in EL3 as required. This option defaults to **0**.
- ENABLE\_PIE: Boolean option to enable Position Independent Executable(PIE) support within generic code in TF-A. This option is currently only supported in BL2\_AT\_EL3, BL31, and BL32 (TSP) for AARCH64 binaries, and in BL32 (SP\_min) for AARCH32. Default is 0.
- ENABLE\_PMF: Boolean option to enable support for optional Performance Measurement Framework(PMF). Default is 0.
- ENABLE\_PSCI\_STAT: Boolean option to enable support for optional PSCI functions PSCI\_STAT\_RESIDENCY and PSCI\_STAT\_COUNT. Default is 0. In the absence of an alternate stat collection backend, ENABLE\_PMF must be enabled. If ENABLE\_PMF is set, the residency statistics are tracked in software.
- ENABLE\_RUNTIME\_INSTRUMENTATION: Boolean option to enable runtime instrumentation which injects timestamp collection points into TF-A to allow runtime performance to be measured. Currently, only PSCI is instrumented. Enabling this option enables the ENABLE\_PMF build option as well. Default is 0.
- ENABLE\_SPE\_FOR\_LOWER\_ELS: Boolean option to enable Statistical Profiling extensions. This is an optional architectural feature for AArch64. The default is 1 but is automatically disabled when the target architecture is AArch32.
- ENABLE\_SVE\_FOR\_NS: Boolean option to enable Scalable Vector Extension (SVE) for the Non-secure world only. SVE is an optional architectural feature for AArch64. Note that when SVE is enabled for the Non-secure world, access to SIMD and floating-point functionality from the Secure world is disabled by default and controlled with ENABLE\_SVE\_FOR\_SWD. This is to avoid corruption of the Non-secure world data in the Z-registers which are aliased by the SIMD and FP registers. The build option is not compatible with the CTX\_INCLUDE\_FPREGS build option, and will raise an assert on platforms where SVE is implemented and ENABLE\_SVE\_FOR\_NS set to 1. The default is 1 but is automatically disabled when the target architecture is AArch32.
- ENABLE\_SVE\_FOR\_SWD: Boolean option to enable SVE for the Secure world. SVE is an optional architectural feature for AArch64. Note that this option requires ENABLE\_SVE\_FOR\_NS to be enabled. The default is 0 and it is automatically disabled when the target architecture is AArch32.
- ENABLE\_STACK\_PROTECTOR: String option to enable the stack protection checks in GCC. Allowed values are "all", "strong", "default" and "none". The default value is set to "none". "strong" is the recommended stack protection level if this feature is desired. "none" disables the stack protection. For all values other than "none", the plat\_get\_stack\_protector\_canary() platform hook needs to be implemented. The value is passed as the last component of the option -fstack-protector-\$ENABLE\_STACK\_PROTECTOR.
- ENCRYPT\_BL31: Binary flag to enable encryption of BL31 firmware. This flag depends on DECRYPTION\_SUPPORT build flag which is marked as experimental.
- ENCRYPT\_BL32: Binary flag to enable encryption of Secure BL32 payload. This flag depends on DECRYPTION\_SUPPORT build flag which is marked as experimental.
- ENC\_KEY: A 32-byte (256-bit) symmetric key in hex string format. It could either be SSK or BSSK depending on FW\_ENC\_STATUS flag. This value depends on DECRYPTION\_SUPPORT build flag which is marked as experimental.
- ENC\_NONCE: A 12-byte (96-bit) encryption nonce or Initialization Vector (IV) in hex string format. This value depends on DECRYPTION\_SUPPORT build flag which is marked as experimental.

- ERROR\_DEPRECATED: This option decides whether to treat the usage of deprecated platform APIs, helper functions or drivers within Trusted Firmware as error. It can take the value 1 (flag the use of deprecated APIs as error) or 0. The default is 0.
- EL3\_EXCEPTION\_HANDLING: When set to 1, enable handling of exceptions targeted at EL3. When set 0 (default), no exceptions are expected or handled at EL3, and a panic will result. This is supported only for AArch64 builds.
- EVENT\_LOG\_LEVEL: Chooses the log level to use for Measured Boot when MEASURED\_BOOT is enabled. For a list of valid values, see LOG\_LEVEL. Default value is 40 (LOG\_LEVEL\_INFO).
- FAULT\_INJECTION\_SUPPORT: ARMv8.4 extensions introduced support for fault injection from lower ELs, and this build option enables lower ELs to use Error Records accessed via System Registers to inject faults. This is applicable only to AArch64 builds.

This feature is intended for testing purposes only, and is advisable to keep disabled for production images.

- FIP\_NAME: This is an optional build option which specifies the FIP filename for the fip target. Default is fip. bin.
- FWU\_FIP\_NAME: This is an optional build option which specifies the FWU FIP filename for the fwu\_fip target. Default is fwu\_fip.bin.
- FW\_ENC\_STATUS: Top level firmware's encryption numeric flag, values:
  - 0: Encryption is done with Secret Symmetric Key (SSK) which is common for a class of devices.
  - Encryption is done with Binding Secret Symmetric Key (BSSK) which is unique per device.

This flag depends on DECRYPTION\_SUPPORT build flag which is marked as experimental.

• GENERATE\_COT: Boolean flag used to build and execute the cert\_create tool to create certificates as per the Chain of Trust described in *Trusted Board Boot*. The build system then calls fiptool to include the certificates in the FIP and FWU\_FIP. Default value is '0'.

Specify both TRUSTED\_BOARD\_BOOT=1 and GENERATE\_COT=1 to include support for the Trusted Board Boot feature in the BL1 and BL2 images, to generate the corresponding certificates, and to include those certificates in the FIP and FWU\_FIP.

Note that if TRUSTED\_BOARD\_BOOT=0 and GENERATE\_COT=1, the BL1 and BL2 images will not include support for Trusted Board Boot. The FIP will still include the corresponding certificates. This FIP can be used to verify the Chain of Trust on the host machine through other mechanisms.

Note that if TRUSTED\_BOARD\_BOOT=1 and GENERATE\_COT=0, the BL1 and BL2 images will include support for Trusted Board Boot, but the FIP and FWU\_FIP will not include the corresponding certificates, causing a boot failure.

- GICV2\_G0\_F0R\_EL3: Unlike GICv3, the GICv2 architecture doesn't have inherent support for specific EL3 type interrupts. Setting this build option to 1 assumes GICv2 *Group 0* interrupts are expected to target EL3, both by *platform abstraction layer* and *Interrupt Management Framework*. This allows GICv2 platforms to enable features requiring EL3 interrupt type. This also means that all GICv2 Group 0 interrupts are delivered to EL3, and the Secure Payload interrupts needs to be synchronously handed over to Secure EL1 for handling. The default value of this option is 0, which means the Group 0 interrupts are assumed to be handled by Secure EL1.
- HANDLE\_EA\_EL3\_FIRST: When set to 1, External Aborts and SError Interrupts will be always trapped in EL3 i.e. in BL31 at runtime. When set to 0 (default), these exceptions will be trapped in the current exception level (or in EL1 if the current exception level is EL0).
- HW\_ASSISTED\_COHERENCY: On most Arm systems to-date, platform-specific software operations are required for CPUs to enter and exit coherency. However, newer systems exist where CPUs' entry to and exit from coherency is managed in hardware. Such systems require software to only initiate these operations, and the rest is managed

2.5. Build Options 37

in hardware, minimizing active software management. In such systems, this boolean option enables TF-A to carry out build and run-time optimizations during boot and power management operations. This option defaults to 0 and if it is enabled, then it implies WARMBOOT\_ENABLE\_DCACHE\_EARLY is also enabled.

If this flag is disabled while the platform which TF-A is compiled for includes cores that manage coherency in hardware, then a compilation error is generated. This is based on the fact that a system cannot have, at the same time, cores that manage coherency in hardware and cores that don't. In other words, a platform cannot have, at the same time, cores that require HW\_ASSISTED\_COHERENCY=1 and cores that require HW\_ASSISTED\_COHERENCY=0.

Note that, when HW\_ASSISTED\_COHERENCY is enabled, version 2 of translation library (xlat tables v2) must be used; version 1 of translation library is not supported.

- INVERTED\_MEMMAP: memmap tool print by default lower addresses at the bottom, higher addresses at the top. This build flag can be set to '1' to invert this behavior. Lower addresses will be printed at the top and higher addresses at the bottom.
- JUNO\_AARCH32\_EL3\_RUNTIME: This build flag enables you to execute EL3 runtime software in AArch32 mode, which is required to run AArch32 on Juno. By default this flag is set to '0'. Enabling this flag builds BL1 and BL2 in AArch64 and facilitates the loading of SP\_MIN and BL33 as AArch32 executable images.
- KEY\_ALG: This build flag enables the user to select the algorithm to be used for generating the PKCS keys and subsequent signing of the certificate. It accepts 3 values: rsa, rsa\_1\_5 and ecdsa. The option rsa\_1\_5 is the legacy PKCS#1 RSA 1.5 algorithm which is not TBBR compliant and is retained only for compatibility. The default value of this flag is rsa which is the TBBR compliant PKCS#1 RSA 2.1 scheme.
- KEY\_SIZE: This build flag enables the user to select the key size for the algorithm specified by KEY\_ALG. The valid values for KEY\_SIZE depend on the chosen algorithm and the cryptographic module.

KEY_ALG	Possible key sizes	
rsa	1024, 2048 (default), 3072, 4096*	
ecdsa	unavailable	

- Only 2048 bits size is available with CryptoCell 712 SBROM release 1. Only 3072 bits size is available with CryptoCell 712 SBROM release 2.
- HASH\_ALG: This build flag enables the user to select the secure hash algorithm. It accepts 3 values: sha256, sha384 and sha512. The default value of this flag is sha256.
- LDFLAGS: Extra user options appended to the linkers' command line in addition to the one set by the build system.
- LOG\_LEVEL: Chooses the log level, which controls the amount of console log output compiled into the build. This should be one of the following:

```
0 (LOG_LEVEL_NONE)
10 (LOG_LEVEL_ERROR)
20 (LOG_LEVEL_NOTICE)
30 (LOG_LEVEL_WARNING)
40 (LOG_LEVEL_INFO)
50 (LOG_LEVEL_VERBOSE)
```

All log output up to and including the selected log level is compiled into the build. The default value is 40 in debug builds and 20 in release builds.

• MEASURED\_BOOT: Boolean flag to include support for the Measured Boot feature. If this flag is enabled TRUSTED\_BOARD\_BOOT must be set as well in order to provide trust that the code taking the measurements and recording them has not been tampered with.

This option defaults to 0 and is an experimental feature in the stage of development.

- NON\_TRUSTED\_WORLD\_KEY: This option is used when GENERATE\_COT=1. It specifies the file that contains the Non-Trusted World private key in PEM format. If SAVE\_KEYS=1, this file name will be used to save the key.
- NS\_BL2U: Path to NS\_BL2U image in the host file system. This image is optional. It is only needed if the platform makefile specifies that it is required in order to build the fwu\_fip target.
- NS\_TIMER\_SWITCH: Enable save and restore for non-secure timer register contents upon world switch. It can take either 0 (don't save and restore) or 1 (do save and restore). 0 is the default. An SPD may set this to 1 if it wants the timer registers to be saved and restored.
- OVERRIDE\_LIBC: This option allows platforms to override the default libc for the BL image. It can be either 0 (include) or 1 (remove). The default value is 0.
- PL011\_GENERIC\_UART: Boolean option to indicate the PL011 driver that the underlying hardware is not a full PL011 UART but a minimally compliant generic UART, which is a subset of the PL011. The driver will not access any register that is not part of the SBSA generic UART specification. Default value is 0 (a full PL011 compliant UART is present).
- PLAT: Choose a platform to build TF-A for. The chosen platform name must be subdirectory of any depth under plat/, and must contain a platform makefile named platform.mk. For example, to build TF-A for the Arm Juno board, select PLAT=juno.
- PRELOADED\_BL33\_BASE: This option enables booting a preloaded BL33 image instead of the normal boot flow.
   When defined, it must specify the entry point address for the preloaded BL33 image. This option is incompatible with EL3\_PAYLOAD\_BASE. If both are defined, EL3\_PAYLOAD\_BASE has priority over PRELOADED\_BL33\_BASE.
- PROGRAMMABLE\_RESET\_ADDRESS: This option indicates whether the reset vector address can be programmed or is fixed on the platform. It can take either 0 (fixed) or 1 (programmable). Default is 0. If the platform has a programmable reset address, it is expected that a CPU will start executing code directly at the right address, both on a cold and warm reset. In this case, there is no need to identify the entrypoint on boot and the boot path can be optimised. The plat\_get\_my\_entrypoint() platform porting interface does not need to be implemented in this case.
- PSCI\_EXTENDED\_STATE\_ID: As per PSCI1.0 Specification, there are 2 formats possible for the PSCI power-state parameter: original and extended State-ID formats. This flag if set to 1, configures the generic PSCI layer to use the extended format. The default value of this flag is 0, which means by default the original power-state format is used by the PSCI implementation. This flag should be specified by the platform makefile and it governs the return value of PSCI\_FEATURES API for CPU\_SUSPEND smc function id. When this option is enabled on Arm platforms, the option ARM\_RECOM\_STATE\_ID\_ENC needs to be set to 1 as well.
- RAS\_EXTENSION: When set to 1, enable Armv8.2 RAS features. RAS features are an optional extension for pre-Armv8.2 CPUs, but are mandatory for Armv8.2 or later CPUs.

When RAS\_EXTENSION is set to 1, HANDLE\_EA\_EL3\_FIRST must also be set to 1.

This option is disabled by default.

- RESET\_TO\_BL31: Enable BL31 entrypoint as the CPU reset vector instead of the BL1 entrypoint. It can take the value 0 (CPU reset to BL1 entrypoint) or 1 (CPU reset to BL31 entrypoint). The default value is 0.
- RESET\_TO\_SP\_MIN: SP\_MIN is the minimal AArch32 Secure Payload provided in TF-A. This flag configures SP\_MIN entrypoint as the CPU reset vector instead of the BL1 entrypoint. It can take the value 0 (CPU reset to BL1 entrypoint) or 1 (CPU reset to SP\_MIN entrypoint). The default value is 0.
- ROT\_KEY: This option is used when GENERATE\_COT=1. It specifies the file that contains the ROT private key in PEM format and enforces public key hash generation. If SAVE\_KEYS=1, this file name will be used to save the key.
- SAVE\_KEYS: This option is used when GENERATE\_COT=1. It tells the certificate generation tool to save the keys used to establish the Chain of Trust. Allowed options are '0' or '1'. Default is '0' (do not save).

2.5. Build Options 39

- SCP\_BL2: Path to SCP\_BL2 image in the host file system. This image is optional. If a SCP\_BL2 image is present then this option must be passed for the fip target.
- SCP\_BL2\_KEY: This option is used when GENERATE\_COT=1. It specifies the file that contains the SCP\_BL2 private key in PEM format. If SAVE\_KEYS=1, this file name will be used to save the key.
- SCP\_BL2U: Path to SCP\_BL2U image in the host file system. This image is optional. It is only needed if the platform makefile specifies that it is required in order to build the fwu\_fip target.
- SDEI\_SUPPORT: Setting this to 1 enables support for Software Delegated Exception Interface to BL31 image.
  This defaults to 0.
  - When set to 1, the build option EL3\_EXCEPTION\_HANDLING must also be set to 1.
- SEPARATE\_CODE\_AND\_RODATA: Whether code and read-only data should be isolated on separate memory pages. This is a trade-off between security and memory usage. See "Isolating code and read-only data on separate memory pages" section in *Firmware Design*. This flag is disabled by default and affects all BL images.
- SEPARATE\_NOBITS\_REGION: Setting this option to 1 allows the NOBITS sections of BL31 (.bss, stacks, page tables, and coherent memory) to be allocated in RAM discontiguous from the loaded firmware image. When set, the platform is expected to provide definitions for BL31\_NOBITS\_BASE and BL31\_NOBITS\_LIMIT. When the option is 0 (the default), NOBITS sections are placed in RAM immediately following the loaded firmware image.
- SMC\_PCI\_SUPPORT: This option allows platforms to handle PCI configuration access requests via a standard SMCCC defined in DEN0115. When combined with UEFI+ACPI this can provide a certain amount of OS forward compatibility with newer platforms that aren't ECAM compliant.
- SPD: Choose a Secure Payload Dispatcher component to be built into TF-A. This build option is only valid if ARCH=aarch64. The value should be the path to the directory containing the SPD source, relative to services/spd/; the directory is expected to contain a makefile called <spd-value>.mk. The SPM Dispatcher standard service is located in services/std\_svc/spmd and enabled by SPD=spmd. The SPM Dispatcher cannot be enabled when the SPM\_MM option is enabled.
- SPIN\_ON\_BL1\_EXIT: This option introduces an infinite loop in BL1. It can take either 0 (no loop) or 1 (add a loop). 0 is the default. This loop stops execution in BL1 just before handing over to BL31. At this point, all firmware images have been loaded in memory, and the MMU and caches are turned off. Refer to the "Debugging options" section for more details.
- SPMD\_SPM\_AT\_SEL2: this boolean option is used jointly with the SPM Dispatcher option (SPD=spmd). When enabled (1) it indicates the SPMC component runs at the S-EL2 execution state provided by the Armv8.4-SecEL2 extension. This is the default when enabling the SPM Dispatcher. When disabled (0) it indicates the SPMC component runs at the S-EL1 execution state. This latter configuration supports pre-Armv8.4 platforms (aka not implementing the Armv8.4-SecEL2 extension).
- SPM\_MM: Boolean option to enable the Management Mode (MM)-based Secure Partition Manager (SPM) implementation. The default value is 0 (disabled). This option cannot be enabled (1) when SPM Dispatcher is enabled (SPD=spmd).
- SP\_LAYOUT\_FILE: Platform provided path to JSON file containing the description of secure partitions. The build system will parse this file and package all secure partition blobs into the FIP. This file is not necessarily part of TF-A tree. Only available when SPD=spmd.
- SP\_MIN\_WITH\_SECURE\_FIQ: Boolean flag to indicate the SP\_MIN handles secure interrupts (caught through the FIQ line). Platforms can enable this directive if they need to handle such interruption. When enabled, the FIQ are handled in monitor mode and non secure world is not allowed to mask these events. Platforms that enable FIQ handling in SP\_MIN shall implement the api sp\_min\_plat\_fiq\_handler(). The default value is 0.
- TRUSTED\_BOARD\_BOOT: Boolean flag to include support for the Trusted Board Boot feature. When set to '1', BL1 and BL2 images include support to load and verify the certificates and images in a FIP, and BL1 includes

support for the Firmware Update. The default value is '0'. Generation and inclusion of certificates in the FIP and FWU\_FIP depends upon the value of the GENERATE\_COT option.

**Warning:** This option depends on CREATE\_KEYS to be enabled. If the keys already exist in disk, they will be overwritten without further notice.

- TRUSTED\_WORLD\_KEY: This option is used when GENERATE\_COT=1. It specifies the file that contains the Trusted World private key in PEM format. If SAVE\_KEYS=1, this file name will be used to save the key.
- TSP\_INIT\_ASYNC: Choose BL32 initialization method as asynchronous or synchronous, (see "Initializing a BL32 Image" section in *Firmware Design*). It can take the value 0 (BL32 is initialized using synchronous method) or 1 (BL32 is initialized using asynchronous method). Default is 0.
- TSP\_NS\_INTR\_ASYNC\_PREEMPT: A non zero value enables the interrupt routing model which routes non-secure interrupts asynchronously from TSP to EL3 causing immediate preemption of TSP. The EL3 is responsible for saving and restoring the TSP context in this routing model. The default routing model (when the value is 0) is to route non-secure interrupts to TSP allowing it to save its context and hand over synchronously to EL3 via an SMC.

Note: When EL3\_EXCEPTION\_HANDLING is 1, TSP\_NS\_INTR\_ASYNC\_PREEMPT must also be set to 1.

- USE\_ARM\_LINK: This flag determines whether to enable support for ARM linker. When the LINKER build variable points to the armlink linker, this flag is enabled automatically. To enable support for armlink, platforms will have to provide a scatter file for the BL image. Currently, Tegra platforms use the armlink support to compile BL3-1 images.
- USE\_COHERENT\_MEM: This flag determines whether to include the coherent memory region in the BL memory map or not (see "Use of Coherent memory in TF-A" section in *Firmware Design*). It can take the value 1 (Coherent memory region is included) or 0 (Coherent memory region is excluded). Default is 1.
- USE\_DEBUGFS: When set to 1 this option activates an EXPERIMENTAL feature exposing a virtual filesystem interface through BL31 as a SiP SMC function. Default is 0.
- ARM\_IO\_IN\_DTB: This flag determines whether to use IO based on the firmware configuration framework. This
  will move the io\_policies into a configuration device tree, instead of static structure in the code base. This is
  currently an experimental feature.
- COT\_DESC\_IN\_DTB: This flag determines whether to create COT descriptors at runtime using fconf. If this flag is enabled, COT descriptors are statically captured in tb\_fw\_config file in the form of device tree nodes and properties. Currently, COT descriptors used by BL2 are moved to the device tree and COT descriptors used by BL1 are retained in the code base statically. This is currently an experimental feature.
- SDEI\_IN\_FCONF: This flag determines whether to configure SDEI setup in runtime using firmware configuration framework. The platform specific SDEI shared and private events configuration is retrieved from device tree rather than static C structures at compile time. This is currently an experimental feature and is only supported if SDEI\_SUPPORT build flag is enabled.
- SEC\_INT\_DESC\_IN\_FCONF: This flag determines whether to configure Group 0 and Group1 secure interrupts using the firmware configuration framework. The platform specific secure interrupt property descriptor is retrieved from device tree in runtime rather than depending on static C structure at compile time. This is currently an experimental feature.
- USE\_ROMLIB: This flag determines whether library at ROM will be used. This feature creates a library of functions to be placed in ROM and thus reduces SRAM usage. Refer to *Library at ROM* for further details. Default is 0.
- V: Verbose build. If assigned anything other than 0, the build commands are printed. Default is 0.

2.5. Build Options 41

- VERSION\_STRING: String used in the log output for each TF-A image. Defaults to a string formed by concatenating the version number, build type and build string.
- W: Warning level. Some compiler warning options of interest have been regrouped and put in the root Makefile. This flag can take the values 0 to 3, each level enabling more warning options. Default is 0.
- WARMBOOT\_ENABLE\_DCACHE\_EARLY: Boolean option to enable D-cache early on the CPU after warm boot. This is applicable for platforms which do not require interconnect programming to enable cache coherency (eg: single cluster platforms). If this option is enabled, then warm boot path enables D-caches immediately after enabling MMU. This option defaults to 0.
- SUPPORT\_STACK\_MEMTAG: This flag determines whether to enable memory tagging for stack or not. It accepts 2 values: yes and no. The default value of this flag is no. Note this option must be enabled only for ARM architecture greater than Armv8.5-A.
- ERRATA\_SPECULATIVE\_AT: This flag determines whether to enable AT speculative errata workaround or not. It accepts 2 values: 1 and 0. The default value of this flag is 0.

AT speculative errata workaround disables stage1 page table walk for lower ELs (EL1 and EL0) in EL3 so that AT speculative fetch at any point produces either the correct result or failure without TLB allocation.

This boolean option enables errata for all below CPUs.

Errata	CPU	Workaround Define
1165522	Cortex-A76	ERRATA_A76_1165522
1319367	Cortex-A72	ERRATA_A72_1319367
1319537	Cortex-A57	ERRATA_A57_1319537
1530923	Cortex-A55	ERRATA_A55_1530923
1530924	Cortex-A53	ERRATA_A53_1530924

**Note:** This option is enabled by build only if platform sets any of above defines mentioned in 'Workaround Define' column in the table. If this option is enabled for the EL3 software then EL2 software also must implement this workaround due to the behaviour of the errata mentioned in new SDEN document which will get published soon.

- RAS\_TRAP\_LOWER\_EL\_ERR\_ACCESS: This flag enables/disables the SCR\_EL3.TERR bit, to trap access to the RAS ERR and RAS ERX registers from lower ELs. This flag is disabled by default.
- OPENSSL\_DIR: This flag is used to provide the installed openssl directory path on the host machine which is used to build certificate generation and firmware encryption tool.
- USE\_SP804\_TIMER: Use the SP804 timer instead of the Generic Timer for functions that wait for an arbitrary time length (udelay and mdelay). The default value is 0.

## 2.5.2 GICv3 driver options

GICv3 driver files are included using directive:

include drivers/arm/gic/v3/gicv3.mk

The driver can be configured with the following options set in the platform makefile:

• GICV3\_SUPPORT\_GIC600: Add support for the GIC-600 variants of GICv3. Enabling this option will add runtime detection support for the GIC-600, so is safe to select even for a GIC500 implementation. This option defaults to 0.

- GICV3\_SUPPORT\_GIC600AE\_FMU: Add support for the Fault Management Unit for GIC-600 AE. Enabling this option will introduce support to initialize the FMU. Platforms should call the init function during boot to enable the FMU and its safety mechanisms. This option defaults to 0.
- GICV3\_IMPL\_GIC600\_MULTICHIP: Selects GIC-600 variant with multichip functionality. This option defaults to 0
- GICV3\_OVERRIDE\_DISTIF\_PWR\_OPS: Allows override of default implementation of arm\_gicv3\_distif\_pre\_save and arm\_gicv3\_distif\_post\_restore functions. This is required for FVP platform which need to simulate GIC save and restore during SYSTEM\_SUSPEND without powering down GIC. Default is 0.
- GIC\_ENABLE\_V4\_EXTN: Enables GICv4 related changes in GICv3 driver. This option defaults to 0.
- GIC\_EXT\_INTID: When set to 1, GICv3 driver will support extended PPI (1056-1119) and SPI (4096-5119) range. This option defaults to 0.

## 2.5.3 Debugging options

To compile a debug version and make the build more verbose use

```
make PLAT=<platform> DEBUG=1 V=1 all
```

AArch64 GCC uses DWARF version 4 debugging symbols by default. Some tools (for example DS-5) might not support this and may need an older version of DWARF symbols to be emitted by GCC. This can be achieved by using the -gdwarf-<version> flag, with the version being set to 2 or 3. Setting the version to 2 is recommended for DS-5 versions older than 5.16.

When debugging logic problems it might also be useful to disable all compiler optimizations by using -00.

**Warning:** Using -00 could cause output images to be larger and base addresses might need to be recalculated (see the **Memory layout on Arm development platforms** section in the *Firmware Design*).

Extra debug options can be passed to the build system by setting CFLAGS or LDFLAGS:

```
CFLAGS='-00 -gdwarf-2'
make PLAT=<platform> DEBUG=1 V=1 all
```

Note that using -W1, style compilation driver options in CFLAGS will be ignored as the linker is called directly.

It is also possible to introduce an infinite loop to help in debugging the post-BL2 phase of TF-A. This can be done by rebuilding BL1 with the SPIN\_ON\_BL1\_EXIT=1 build flag. Refer to the *Common build options* section. In this case, the developer may take control of the target using a debugger when indicated by the console output. When using DS-5, the following commands can be used:

```
# Stop target execution
interrupt

#
# Prepare your debugging environment, e.g. set breakpoints
#
# Jump over the debug loop
set var $AARCH64::$Core::$PC = $AARCH64::$Core::$PC + 4
```

(continues on next page)

2.5. Build Options 43

(continued from previous page)

# Resume execution
continue

## 2.5.4 Firmware update options

- NR\_OF\_FW\_BANKS: Define the number of firmware banks. This flag is used in defining the firmware update metadata structure. This flag is by default set to '2'.
- NR\_OF\_IMAGES\_IN\_FW\_BANK: Define the number of firmware images in each firmware bank. Each firmware bank must have the same number of images as per the PSA FW update specification. This flag is used in defining the firmware update metadata structure. This flag is by default set to '1'.
- PSA\_FWU\_SUPPORT: Enable the firmware update mechanism as per the PSA FW update specification. The default
  value is 0, and this is an experimental feature. PSA firmware update implementation has some limitations, such
  as BL2 is not part of the protocol-updatable images, if BL2 needs to be updated, then it should be done through
  another platform-defined mechanism, and it assumes that the platform's hardware supports CRC32 instructions.

Copyright (c) 2019-2021, Arm Limited. All rights reserved.

# 2.6 Image Terminology

This page contains the current name, abbreviated name and purpose of the various images referred to in the Trusted Firmware project.

### 2.6.1 General Notes

- Some of the names and abbreviated names have changed to accommodate new requirements. The changed
  names are as backward compatible as possible to minimize confusion. Where applicable, the previous names
  are indicated. Some code, documentation and build artefacts may still refer to the previous names; these will
  inevitably take time to catch up.
- The main name change is to prefix each image with the processor it corresponds to (for example AP\_, SCP\_, ...). In situations where there is no ambiguity (for example, within AP specific code/documentation), it is permitted to omit the processor prefix (for example, just BL1 instead of AP\_BL1).
- Previously, the format for 3rd level images had 2 forms; BL3 was either suffixed with a dash ("-") followed by a number (for example, BL3-1) or a subscript number, depending on whether rich text formatting was available. This was confusing and often the dash gets omitted in practice. Therefore the new form is to just omit the dash and not use subscript formatting.
- The names no longer contain dash ("-") characters at all. In some places (for example, function names) it's not possible to use this character. All dashes are either removed or replaced by underscores ("\_").
- The abbreviation BL stands for BootLoader. This is a historical anomaly. Clearly, many of these images are not BootLoaders, they are simply firmware images. However, the BL abbreviation is now widely used and is retained for backwards compatibility.
- The image names are not case sensitive. For example, bl1 is interchangeable with BL1, although mixed case should be avoided.

## 2.6.2 Trusted Firmware Images

### AP Boot ROM: AP\_BL1

Typically, this is the first code to execute on the AP and cannot be modified. Its primary purpose is to perform the minimum initialization necessary to load and authenticate an updateable AP firmware image into an executable RAM location, then hand-off control to that image.

#### AP RAM Firmware: AP\_BL2

This is the 2nd stage AP firmware. It is currently also known as the "Trusted Boot Firmware". Its primary purpose is to perform any additional initialization required to load and authenticate all 3rd level firmware images into their executable RAM locations, then hand-off control to the EL3 Runtime Firmware.

#### EL3 Runtime Firmware: AP\_BL31

Also known as "SoC AP firmware" or "EL3 monitor firmware". Its primary purpose is to handle transitions between the normal and secure world.

#### Secure-EL1 Payload (SP): AP\_BL32

Typically this is a TEE or Trusted OS, providing runtime secure services to the normal world. However, it may refer to a more abstract Secure-EL1 Payload (SP). Note that this abbreviation should only be used in systems where there is a single or primary image executing at Secure-EL1. In systems where there are potentially multiple SPs and there is no concept of a primary SP, this abbreviation should be avoided; use the recommended **Other AP 3rd level images** abbreviation instead.

#### AP Normal World Firmware: AP\_BL33

For example, UEFI or uboot. Its primary purpose is to boot a normal world OS.

## Other AP 3rd level images: AP\_BL3\_XXX

The abbreviated names of the existing 3rd level images imply a load/execution ordering (for example, AP\_BL31 -> AP\_BL32 -> AP\_BL33). Some systems may have additional images and/or a different load/execution ordering. The abbreviated names of the existing images are retained for backward compatibility but new 3rd level images should be suffixed with an underscore followed by text identifier, not a number.

In systems where 3rd level images are provided by different vendors, the abbreviated name should identify the vendor as well as the image function. For example, AP\_BL3\_ARM\_RAS.

### SCP Boot ROM: SCP\_BL1 (previously BL0)

Typically, this is the first code to execute on the SCP and cannot be modified. Its primary purpose is to perform the minimum initialization necessary to load and authenticate an updateable SCP firmware image into an executable RAM location, then hand-off control to that image. This may be performed in conjunction with other processor firmware (for example, AP\_BL1 and AP\_BL2).

This image was previously abbreviated as BL0 but in some systems, the SCP may directly load/authenticate its own firmware. In these systems, it doesn't make sense to interleave the image terminology for AP and SCP; both AP and SCP Boot ROMs are BL1 from their own point of view.

### SCP RAM Firmware: SCP\_BL2 (previously BL3-0)

This is the 2nd stage SCP firmware. It is currently also known as the "SCP runtime firmware" but it could potentially be an intermediate firmware if the SCP needs to load/authenticate multiple 3rd level images in future.

This image was previously abbreviated as BL3-0 but from the SCP's point of view, this has always been the 2nd stage firmware. The previous name is too AP-centric.

## 2.6.3 Firmware Update (FWU) Images

The terminology for these images has not been widely adopted yet but they have to be considered in a production Trusted Board Boot solution.

### AP Firmware Update Boot ROM: AP\_NS\_BL1U

Typically, this is the first normal world code to execute on the AP during a firmware update operation, and cannot be modified. Its primary purpose is to load subsequent firmware update images from an external interface and communicate with AP\_BL1 to authenticate those images.

During firmware update, there are (potentially) multiple transitions between the secure and normal world. The "level" of the BL image is relative to the world it's in so it makes sense to encode "NS" in the normal world images. The absence of "NS" implies a secure world image.

### AP Firmware Update Config: AP\_BL2U

This image does the minimum necessary AP secure world configuration required to complete the firmware update operation. It is potentially a subset of AP\_BL2 functionality.

## SCP Firmware Update Config: SCP\_BL2U (previously BL2-U0)

This image does the minimum necessary SCP secure world configuration required to complete the firmware update operation. It is potentially a subset of SCP\_BL2 functionality.

### AP Firmware Updater: AP\_NS\_BL2U (previously BL3-U)

This is the 2nd stage AP normal world firmware updater. Its primary purpose is to load a new set of firmware images from an external interface and write them into non-volatile storage.

## 2.6.4 Other Processor Firmware Images

Some systems may have additional processors to the AP and SCP. For example, a Management Control Processor (MCP). Images for these processors should follow the same terminology, with the processor abbreviation prefix, followed by underscore and the level of the firmware image.

For example,

MCP Boot ROM: MCP\_BL1

MCP RAM Firmware: MCP\_BL2

# 2.7 Porting Guide

### 2.7.1 Introduction

Porting Trusted Firmware-A (TF-A) to a new platform involves making some mandatory and optional modifications for both the cold and warm boot paths. Modifications consist of:

- Implementing a platform-specific function or variable,
- · Setting up the execution context in a certain way, or
- Defining certain constants (for example #defines).

The platform-specific functions and variables are declared in include/plat/common/platform.h. The firmware provides a default implementation of variables and functions to fulfill the optional requirements. These implementations are all weakly defined; they are provided to ease the porting effort. Each platform port can override them with its own implementation if the default implementation is inadequate.

Some modifications are common to all Boot Loader (BL) stages. Section 2 discusses these in detail. The subsequent sections discuss the remaining modifications for each BL stage in detail.

Please refer to the *Platform Compatibility Policy* for the policy regarding compatibility and deprecation of these porting interfaces.

Only Arm development platforms (such as FVP and Juno) may use the functions/definitions in include/plat/arm/common/ and the corresponding source files in plat/arm/common/. This is done so that there are no dependencies between platforms maintained by different people/companies. If you want to use any of the functionality present in plat/arm files, please create a pull request that moves the code to plat/common so that it can be discussed.

## 2.7.2 Common modifications

This section covers the modifications that should be made by the platform for each BL stage to correctly port the firmware stack. They are categorized as either mandatory or optional.

## 2.7.3 Common mandatory modifications

A platform port must enable the Memory Management Unit (MMU) as well as the instruction and data caches for each BL stage. Setting up the translation tables is the responsibility of the platform port because memory maps differ across platforms. A memory translation library (see lib/xlat\_tables/) is provided to help in this setup.

Note that although this library supports non-identity mappings, this is intended only for re-mapping peripheral physical addresses and allows platforms with high I/O addresses to reduce their virtual address space. All other addresses corresponding to code and data must currently use an identity mapping.

Also, the only translation granule size supported in TF-A is 4KB, as various parts of the code assume that is the case. It is not possible to switch to 16 KB or 64 KB granule sizes at the moment.

In Arm standard platforms, each BL stage configures the MMU in the platform-specific architecture setup function, blX\_plat\_arch\_setup(), and uses an identity mapping for all addresses.

If the build option USE\_COHERENT\_MEM is enabled, each platform can allocate a block of identity mapped secure memory with Device-nGnRE attributes aligned to page boundary (4K) for each BL stage. All sections which allocate coherent memory are grouped under coherent\_ram. For ex: Bakery locks are placed in a section identified by name bakery\_lock inside coherent\_ram so that its possible for the firmware to place variables in it using the following C code directive:

```
__section("bakery_lock")
```

Or alternatively the following assembler code directive:

```
.section bakery_lock
```

The coherent\_ram section is a sum of all sections like bakery\_lock which are used to allocate any data structures that are accessed both when a CPU is executing with its MMU and caches enabled, and when it's running with its MMU and caches disabled. Examples are given below.

The following variables, functions and constants must be defined by the platform for the firmware to work correctly.

#### File: platform def.h [mandatory]

Each platform must ensure that a header file of this name is in the system include path with the following constants defined. This will require updating the list of PLAT\_INCLUDES in the platform.mk file.

Platform ports may optionally use the file include/plat/common/common\_def.h, which provides typical values for some of the constants below. These values are likely to be suitable for all platform ports.

#### • #define : PLATFORM\_LINKER\_FORMAT

Defines the linker format used by the platform, for example elf64-littleaarch64.

#### • #define : PLATFORM\_LINKER\_ARCH

Defines the processor architecture for the linker by the platform, for example aarch64.

#### • #define: PLATFORM STACK SIZE

Defines the normal stack memory available to each CPU. This constant is used by plat/common/aarch64/platform\_mp\_stack.S and plat/common/aarch64/platform\_up\_stack.S.

#### • #define : CACHE\_WRITEBACK\_GRANULE

Defines the size in bits of the largest cache line across all the cache levels in the platform.

### • #define : FIRMWARE\_WELCOME\_STR

Defines the character string printed by BL1 upon entry into the bl1\_main() function.

#### • #define: PLATFORM CORE COUNT

Defines the total number of CPUs implemented by the platform across all clusters in the system.

### • #define : PLAT\_NUM\_PWR\_DOMAINS

Defines the total number of nodes in the power domain topology tree at all the power domain levels used by the platform. This macro is used by the PSCI implementation to allocate data structures to represent power domain topology.

#### • #define : PLAT\_MAX\_PWR\_LVL

Defines the maximum power domain level that the power management operations should apply to. More often, but not always, the power domain level corresponds to affinity level. This macro allows the PSCI implementation to know the highest power domain level that it should consider for power management operations in the system that the platform implements. For example, the Base AEM FVP implements two clusters with a configurable number of CPUs and it reports the maximum power domain level as 1.

#### • #define : PLAT MAX OFF STATE

Defines the local power state corresponding to the deepest power down possible at every power domain level in the platform. The local power states for each level may be sparsely allocated between 0 and this value with 0 being reserved for the RUN state. The PSCI implementation uses this value to initialize the local power states of the power domain nodes and to specify the requested power state for a PSCI\_CPU\_OFF call.

### • #define : PLAT\_MAX\_RET\_STATE

Defines the local power state corresponding to the deepest retention state possible at every power domain level in the platform. This macro should be a value less than PLAT\_MAX\_OFF\_STATE and greater than 0. It is used by the PSCI implementation to distinguish between retention and power down local power states within PSCI\_CPU\_SUSPEND call.

#### • #define : PLAT\_MAX\_PWR\_LVL\_STATES

Defines the maximum number of local power states per power domain level that the platform supports. The default value of this macro is 2 since most platforms just support a maximum of two local power states at each power domain level (power-down and retention). If the platform needs to account for more local power states, then it must redefine this macro.

Currently, this macro is used by the Generic PSCI implementation to size the array used for PSCI STAT COUNT/RESIDENCY accounting.

#### #define : BL1\_RO\_BASE

Defines the base address in secure ROM where BL1 originally lives. Must be aligned on a page-size boundary.

### • #define : BL1\_RO\_LIMIT

Defines the maximum address in secure ROM that BL1's actual content (i.e. excluding any data section allocated at runtime) can occupy.

### • #define : BL1\_RW\_BASE

Defines the base address in secure RAM where BL1's read-write data will live at runtime. Must be aligned on a page-size boundary.

#### • #define: BL1 RW LIMIT

Defines the maximum address in secure RAM that BL1's read-write data can occupy at runtime.

### • #define : BL2 BASE

Defines the base address in secure RAM where BL1 loads the BL2 binary image. Must be aligned on a page-size boundary. This constant is not applicable when BL2\_IN\_XIP\_MEM is set to '1'.

#### • #define : BL2 LIMIT

Defines the maximum address in secure RAM that the BL2 image can occupy. This constant is not applicable when BL2\_IN\_XIP\_MEM is set to '1'.

### • #define : BL2\_RO\_BASE

Defines the base address in secure XIP memory where BL2 RO section originally lives. Must be aligned on a page-size boundary. This constant is only needed when BL2\_IN\_XIP\_MEM is set to '1'.

### • #define : BL2\_RO\_LIMIT

Defines the maximum address in secure XIP memory that BL2's actual content (i.e. excluding any data section allocated at runtime) can occupy. This constant is only needed when BL2\_IN\_XIP\_MEM is set to '1'.

#### • #define: BL2 RW BASE

Defines the base address in secure RAM where BL2's read-write data will live at runtime. Must be aligned on a page-size boundary. This constant is only needed when BL2\_IN\_XIP\_MEM is set to '1'.

#### • #define : BL2 RW LIMIT

Defines the maximum address in secure RAM that BL2's read-write data can occupy at runtime. This constant is only needed when BL2\_IN\_XIP\_MEM is set to '1'.

### • #define : BL31\_BASE

Defines the base address in secure RAM where BL2 loads the BL31 binary image. Must be aligned on a page-size boundary.

#### • #define : BL31\_LIMIT

Defines the maximum address in secure RAM that the BL31 image can occupy.

For every image, the platform must define individual identifiers that will be used by BL1 or BL2 to load the corresponding image into memory from non-volatile storage. For the sake of performance, integer numbers will be used as identifiers. The platform will use those identifiers to return the relevant information about the image to be loaded (file handler, load address, authentication information, etc.). The following image identifiers are mandatory:

#### • #define : BL2\_IMAGE\_ID

BL2 image identifier, used by BL1 to load BL2.

#### #define : BL31\_IMAGE\_ID

BL31 image identifier, used by BL2 to load BL31.

### • #define : BL33\_IMAGE\_ID

BL33 image identifier, used by BL2 to load BL33.

If Trusted Board Boot is enabled, the following certificate identifiers must also be defined:

### • #define : TRUSTED\_BOOT\_FW\_CERT\_ID

BL2 content certificate identifier, used by BL1 to load the BL2 content certificate.

### • #define : TRUSTED\_KEY\_CERT\_ID

Trusted key certificate identifier, used by BL2 to load the trusted key certificate.

## • #define : SOC\_FW\_KEY\_CERT\_ID

BL31 key certificate identifier, used by BL2 to load the BL31 key certificate.

#### • #define : SOC FW CONTENT CERT ID

BL31 content certificate identifier, used by BL2 to load the BL31 content certificate.

### • #define : NON\_TRUSTED\_FW\_KEY\_CERT\_ID

BL33 key certificate identifier, used by BL2 to load the BL33 key certificate.

### • #define : NON\_TRUSTED\_FW\_CONTENT\_CERT\_ID

BL33 content certificate identifier, used by BL2 to load the BL33 content certificate.

### • #define : FWU\_CERT\_ID

Firmware Update (FWU) certificate identifier, used by NS\_BL1U to load the FWU content certificate.

#### • #define : PLAT\_CRYPTOCELL\_BASE

This defines the base address of Arm® TrustZone® CryptoCell and must be defined if CryptoCell crypto driver is used for Trusted Board Boot. For capable Arm platforms, this driver is used if ARM\_CRYPTOCELL\_INTEG is set.

If the AP Firmware Updater Configuration image, BL2U is used, the following must also be defined:

### • #define : BL2U\_BASE

Defines the base address in secure memory where BL1 copies the BL2U binary image. Must be aligned on a page-size boundary.

#### • #define : BL2U LIMIT

Defines the maximum address in secure memory that the BL2U image can occupy.

#### • #define : BL2U\_IMAGE\_ID

BL2U image identifier, used by BL1 to fetch an image descriptor corresponding to BL2U.

If the SCP Firmware Update Configuration Image, SCP\_BL2U is used, the following must also be defined:

### • #define: SCP BL2U IMAGE ID

SCP\_BL2U image identifier, used by BL1 to fetch an image descriptor corresponding to SCP\_BL2U.

**Note:** TF-A does not provide source code for this image.

If the Non-Secure Firmware Updater ROM, NS\_BL1U is used, the following must also be defined:

#### • #define: NS BL1U BASE

Defines the base address in non-secure ROM where NS\_BL1U executes. Must be aligned on a page-size boundary.

Note: TF-A does not provide source code for this image.

#### • #define: NS BL1U IMAGE ID

NS\_BL1U image identifier, used by BL1 to fetch an image descriptor corresponding to NS\_BL1U.

If the Non-Secure Firmware Updater, NS\_BL2U is used, the following must also be defined:

#### • #define : NS BL2U BASE

Defines the base address in non-secure memory where NS\_BL2U executes. Must be aligned on a page-size boundary.

**Note:** TF-A does not provide source code for this image.

### • #define : NS\_BL2U\_IMAGE\_ID

NS\_BL2U image identifier, used by BL1 to fetch an image descriptor corresponding to NS\_BL2U.

For the Firmware update capability of TRUSTED BOARD BOOT, the following macros may also be defined:

#### #define : PLAT\_FWU\_MAX\_SIMULTANEOUS\_IMAGES

Total number of images that can be loaded simultaneously. If the platform doesn't specify any value, it defaults to 10.

If a SCP BL2 image is supported by the platform, the following constants must also be defined:

#### • #define : SCP BL2 IMAGE ID

SCP\_BL2 image identifier, used by BL2 to load SCP\_BL2 into secure memory from platform storage before being transferred to the SCP.

#### • #define : SCP FW KEY CERT ID

SCP\_BL2 key certificate identifier, used by BL2 to load the SCP\_BL2 key certificate (mandatory when Trusted Board Boot is enabled).

### • #define : SCP\_FW\_CONTENT\_CERT\_ID

SCP\_BL2 content certificate identifier, used by BL2 to load the SCP\_BL2 content certificate (mandatory when Trusted Board Boot is enabled).

If a BL32 image is supported by the platform, the following constants must also be defined:

#### • #define : BL32\_IMAGE\_ID

BL32 image identifier, used by BL2 to load BL32.

### • #define: TRUSTED OS FW KEY CERT ID

BL32 key certificate identifier, used by BL2 to load the BL32 key certificate (mandatory when Trusted Board Boot is enabled).

### • #define: TRUSTED OS FW CONTENT CERT ID

BL32 content certificate identifier, used by BL2 to load the BL32 content certificate (mandatory when Trusted Board Boot is enabled).

#### • #define : BL32 BASE

Defines the base address in secure memory where BL2 loads the BL32 binary image. Must be aligned on a page-size boundary.

#### • #define : BL32 LIMIT

Defines the maximum address that the BL32 image can occupy.

If the Test Secure-EL1 Payload (TSP) instantiation of BL32 is supported by the platform, the following constants must also be defined:

#### • #define : TSP SEC MEM BASE

Defines the base address of the secure memory used by the TSP image on the platform. This must be at the same address or below BL32\_BASE.

### • #define : TSP\_SEC\_MEM\_SIZE

Defines the size of the secure memory used by the BL32 image on the platform. TSP\_SEC\_MEM\_BASE and TSP\_SEC\_MEM\_SIZE must fully accommodate the memory required by the BL32 image, defined by BL32\_BASE and BL32\_LIMIT.

### • #define : TSP\_IRQ\_SEC\_PHY\_TIMER

Defines the ID of the secure physical generic timer interrupt used by the TSP's interrupt handling code.

If the platform port uses the translation table library code, the following constants must also be defined:

#### #define : PLAT\_XLAT\_TABLES\_DYNAMIC

Optional flag that can be set per-image to enable the dynamic allocation of regions even when the MMU is enabled. If not defined, only static functionality will be available, if defined and set to 1 it will also include the dynamic functionality.

#### • #define: MAX XLAT TABLES

Defines the maximum number of translation tables that are allocated by the translation table library code. To minimize the amount of runtime memory used, choose the smallest value needed to map the required virtual addresses for each BL stage. If PLAT\_XLAT\_TABLES\_DYNAMIC flag is enabled for a BL image, MAX\_XLAT\_TABLES must be defined to accommodate the dynamic regions as well.

#### • #define : MAX MMAP REGIONS

Defines the maximum number of regions that are allocated by the translation table library code. A region consists of physical base address, virtual base address, size and attributes (Device/Memory, RO/RW, Secure/Non-Secure), as defined in the mmap\_region\_t structure. The platform defines the regions that should be mapped. Then, the translation table library will create the corresponding tables and descriptors at runtime. To minimize the amount of runtime memory used, choose the smallest value needed to register the required regions for each BL stage. If PLAT\_XLAT\_TABLES\_DYNAMIC flag is enabled for a BL image, MAX\_MMAP\_REGIONS must be defined to accommodate the dynamic regions as well.

#### • #define : PLAT\_VIRT\_ADDR\_SPACE\_SIZE

Defines the total size of the virtual address space in bytes. For example, for a 32 bit virtual address space, this value should be (1ULL << 32).

### • #define : PLAT\_PHY\_ADDR\_SPACE\_SIZE

Defines the total size of the physical address space in bytes. For example, for a 32 bit physical address space, this value should be (1ULL << 32).

If the platform port uses the IO storage framework, the following constants must also be defined:

## • #define : MAX\_IO\_DEVICES

Defines the maximum number of registered IO devices. Attempting to register more devices than this value using io\_register\_device() will fail with -ENOMEM.

#### • #define : MAX\_IO\_HANDLES

Defines the maximum number of open IO handles. Attempting to open more IO entities than this value using io\_open() will fail with -ENOMEM.

### • #define : MAX\_IO\_BLOCK\_DEVICES

Defines the maximum number of registered IO block devices. Attempting to register more devices this value using io\_dev\_open() will fail with -ENOMEM. MAX\_IO\_BLOCK\_DEVICES should be less than MAX\_IO\_DEVICES. With this macro, multiple block devices could be supported at the same time.

If the platform needs to allocate data within the per-cpu data framework in BL31, it should define the following macro. Currently this is only required if the platform decides not to use the coherent memory section by undefining the USE\_COHERENT\_MEM build flag. In this case, the framework allocates the required memory within the the per-cpu data to minimize wastage.

• #define : PLAT PCPU DATA SIZE

Defines the memory (in bytes) to be reserved within the per-cpu data structure for use by the platform layer.

The following constants are optional. They should be defined when the platform memory layout implies some image overlaying like in Arm standard platforms.

#define : BL31 PROGBITS LIMIT

Defines the maximum address in secure RAM that the BL31's progbits sections can occupy.

• #define : TSP\_PROGBITS\_LIMIT

Defines the maximum address that the TSP's progbits sections can occupy.

If the platform port uses the PL061 GPIO driver, the following constant may optionally be defined:

- PLAT\_PL061\_MAX\_GPIOS Maximum number of GPIOs required by the platform. This allows control how
  much memory is allocated for PL061 GPIO controllers. The default value is
  - 1. \$(eval \$(call add\_define,PLAT\_PL061\_MAX\_GPIOS))

If the platform port uses the partition driver, the following constant may optionally be defined:

- PLAT\_PARTITION\_MAX\_ENTRIES Maximum number of partition entries required by the platform. This allows control how much memory is allocated for partition entries. The default value is 128. For example, define the build flag in platform.mk: PLAT\_PARTITION\_MAX\_ENTRIES := 12 \$(eval \$(call add\_define,PLAT\_PARTITION\_MAX\_ENTRIES))
- PLAT\_PARTITION\_BLOCK\_SIZE The size of partition block. It could be either 512 bytes or 4096 bytes. The default value is 512. For example, define the build flag in platform.mk: PLAT\_PARTITION\_BLOCK\_SIZE := 4096 \$(eval \$(call add\_define, PLAT\_PARTITION\_BLOCK\_SIZE))

The following constant is optional. It should be defined to override the default behaviour of the assert() function (for example, to save memory).

• PLAT\_LOG\_LEVEL\_ASSERT If PLAT\_LOG\_LEVEL\_ASSERT is higher or equal than LOG\_LEVEL\_VERBOSE, assert() prints the name of the file, the line number and the asserted expression. Else if it is higher than LOG\_LEVEL\_INFO, it prints the file name and the line number. Else if it is lower than LOG\_LEVEL\_INFO, it doesn't print anything to the console. If PLAT\_LOG\_LEVEL\_ASSERT isn't defined, it defaults to LOG\_LEVEL.

If the platform port uses the Activity Monitor Unit, the following constant may be defined:

• PLAT\_AMU\_GROUP1\_COUNTERS\_MASK This mask reflects the set of group counters that should be enabled. The maximum number of group 1 counters supported by AMUv1 is 16 so the mask can be at most 0xffff. If the platform does not define this mask, no group 1 counters are enabled.

### File: plat\_macros.S [mandatory]

Each platform must ensure a file of this name is in the system include path with the following macro defined. In the Arm development platforms, this file is found in plat/arm/board/<plat\_name>/include/plat\_macros.S.

### • Macro: plat\_crash\_print\_regs

This macro allows the crash reporting routine to print relevant platform registers in case of an unhandled exception in BL31. This aids in debugging and this macro can be defined to be empty in case register reporting is not desired.

For instance, GIC or interconnect registers may be helpful for troubleshooting.

## 2.7.4 Handling Reset

BL1 by default implements the reset vector where execution starts from a cold or warm boot. BL31 can be optionally set as a reset vector using the RESET\_TO\_BL31 make variable.

For each CPU, the reset vector code is responsible for the following tasks:

- 1. Distinguishing between a cold boot and a warm boot.
- 2. In the case of a cold boot and the CPU being a secondary CPU, ensuring that the CPU is placed in a platform-specific state until the primary CPU performs the necessary steps to remove it from this state.
- 3. In the case of a warm boot, ensuring that the CPU jumps to a platform- specific address in the BL31 image in the same processor mode as it was when released from reset.

The following functions need to be implemented by the platform port to enable reset vector code to perform the above tasks.

### Function: plat\_get\_my\_entrypoint() [mandatory when PROGRAMMABLE\_RESET\_ADDRESS == 0]

Argument : void
Return : uintptr\_t

This function is called with the MMU and caches disabled (SCTLR\_EL3.M = 0 and SCTLR\_EL3.C = 0). The function is responsible for distinguishing between a warm and cold reset for the current CPU using platform-specific means. If it's a warm reset, then it returns the warm reset entrypoint point provided to plat\_setup\_psci\_ops() during BL31 initialization. If it's a cold reset then this function must return zero.

This function does not follow the Procedure Call Standard used by the Application Binary Interface for the Arm 64-bit architecture. The caller should not assume that callee saved registers are preserved across a call to this function.

This function fulfills requirement 1 and 3 listed above.

Note that for platforms that support programming the reset address, it is expected that a CPU will start executing code directly at the right address, both on a cold and warm reset. In this case, there is no need to identify the type of reset nor to query the warm reset entrypoint. Therefore, implementing this function is not required on such platforms.

### Function: plat secondary cold boot setup() [mandatory when COLD BOOT SINGLE CPU == 0]

```
Argument : void
```

This function is called with the MMU and data caches disabled. It is responsible for placing the executing secondary CPU in a platform-specific state until the primary CPU performs the necessary actions to bring it out of that state and allow entry into the OS. This function must not return.

In the Arm FVP port, when using the normal boot flow, each secondary CPU powers itself off. The primary CPU is responsible for powering up the secondary CPUs when normal world software requires them. When booting an EL3 payload instead, they stay powered on and are put in a holding pen until their mailbox gets populated.

This function fulfills requirement 2 above.

Note that for platforms that can't release secondary CPUs out of reset, only the primary CPU will execute the cold boot code. Therefore, implementing this function is not required on such platforms.

### Function: plat is my cpu primary() [mandatory when COLD BOOT SINGLE CPU == 0]

```
Argument : void
Return : unsigned int
```

This function identifies whether the current CPU is the primary CPU or a secondary CPU. A return value of zero indicates that the CPU is not the primary CPU, while a non-zero return value indicates that the CPU is the primary CPU.

Note that for platforms that can't release secondary CPUs out of reset, only the primary CPU will execute the cold boot code. Therefore, there is no need to distinguish between primary and secondary CPUs and implementing this function is not required.

### Function : platform\_mem\_init() [mandatory]

```
Argument : void
Return : void
```

This function is called before any access to data is made by the firmware, in order to carry out any essential memory initialization.

#### Function: plat get rotpk info()

```
Argument : void *, void **, unsigned int *, unsigned int *
Return : int
```

This function is mandatory when Trusted Board Boot is enabled. It returns a pointer to the ROTPK stored in the platform (or a hash of it) and its length. The ROTPK must be encoded in DER format according to the following ASN.1 structure:

(continues on next page)

(continued from previous page)

```
SubjectPublicKeyInfo ::= SEQUENCE {
   algorithm AlgorithmIdentifier,
   subjectPublicKey BIT STRING
}
```

In case the function returns a hash of the key:

```
DigestInfo ::= SEQUENCE {
    digestAlgorithm AlgorithmIdentifier,
    digest OCTET STRING
}
```

The function returns 0 on success. Any other value is treated as error by the Trusted Board Boot. The function also reports extra information related to the ROTPK in the flags parameter:

```
ROTPK_IS_HASH : Indicates that the ROTPK returned by the platform is a hash.

ROTPK_NOT_DEPLOYED : This allows the platform to skip certificate ROTPK verification while the platform ROTPK is not deployed. When this flag is set, the function does not need to return a platform ROTPK, and the authentication framework uses the ROTPK in the certificate without verifying it against the platform value. This flag must not be used in a deployed production environment.
```

### Function: plat get nv ctr()

```
Argument : void *, unsigned int *
Return : int
```

This function is mandatory when Trusted Board Boot is enabled. It returns the non-volatile counter value stored in the platform in the second argument. The cookie in the first argument may be used to select the counter in case the platform provides more than one (for example, on platforms that use the default TBBR CoT, the cookie will correspond to the OID values defined in TRUSTED\_FW\_NVCOUNTER\_OID or NON\_TRUSTED\_FW\_NVCOUNTER\_OID).

The function returns 0 on success. Any other value means the counter value could not be retrieved from the platform.

#### Function: plat set nv ctr()

```
Argument : void *, unsigned int
Return : int
```

This function is mandatory when Trusted Board Boot is enabled. It sets a new counter value in the platform. The cookie in the first argument may be used to select the counter (as explained in plat\_get\_nv\_ctr()). The second argument is the updated counter value to be written to the NV counter.

The function returns 0 on success. Any other value means the counter value could not be updated.

### Function: plat\_set\_nv\_ctr2()

```
Argument : void *, const auth_img_desc_t *, unsigned int
Return : int
```

This function is optional when Trusted Board Boot is enabled. If this interface is defined, then plat\_set\_nv\_ctr() need not be defined. The first argument passed is a cookie and is typically used to differentiate between a Non Trusted NV Counter and a Trusted NV Counter. The second argument is a pointer to an authentication image descriptor and may be used to decide if the counter is allowed to be updated or not. The third argument is the updated counter value to be written to the NV counter.

The function returns 0 on success. Any other value means the counter value either could not be updated or the authentication image descriptor indicates that it is not allowed to be updated.

## 2.7.5 Common mandatory function modifications

The following functions are mandatory functions which need to be implemented by the platform port.

### Function : plat\_my\_core\_pos()

```
Argument : void
Return : unsigned int
```

This function returns the index of the calling CPU which is used as a CPU-specific linear index into blocks of memory (for example while allocating per-CPU stacks). This function will be invoked very early in the initialization sequence which mandates that this function should be implemented in assembly and should not rely on the availability of a C runtime environment. This function can clobber x0 - x8 and must preserve x9 - x29.

This function plays a crucial role in the power domain topology framework in PSCI and details of this can be found in *PSCI Power Domain Tree Structure*.

## Function: plat\_core\_pos\_by\_mpidr()

```
Argument : u_register_t
Return : int
```

This function validates the MPIDR of a CPU and converts it to an index, which can be used as a CPU-specific linear index into blocks of memory. In case the MPIDR is invalid, this function returns -1. This function will only be invoked by BL31 after the power domain topology is initialized and can utilize the C runtime environment. For further details about how TF-A represents the power domain topology and how this relates to the linear CPU index, please refer *PSCI Power Domain Tree Structure*.

### Function: plat\_get\_mbedtls\_heap() [when TRUSTED\_BOARD\_BOOT == 1]

```
Arguments : void **heap_addr, size_t *heap_size
Return : int
```

This function is invoked during Mbed TLS library initialisation to get a heap, by means of a starting address and a size. This heap will then be used internally by the Mbed TLS library. Hence, each BL stage that utilises Mbed TLS must be able to provide a heap to it.

A helper function can be found in *drivers/auth/mbedtls\_mbedtls\_common.c* in which a heap is statically reserved during compile time inside every image (i.e. every BL stage) that utilises Mbed TLS. In this default implementation, the function simply returns the address and size of this "pre-allocated" heap. For a platform to use this default implementation, only a call to the helper from inside plat\_get\_mbedtls\_heap() body is enough and nothing else is needed.

However, by writting their own implementation, platforms have the potential to optimise memory usage. For example, on some Arm platforms, the Mbed TLS heap is shared between BL1 and BL2 stages and, thus, the necessary space is not reserved twice.

On success the function should return 0 and a negative error code otherwise.

### Function: plat get enc key info() [when FW ENC STATUS == 0 or 1]

This function provides a symmetric key (either SSK or BSSK depending on fw\_enc\_status) which is invoked during runtime decryption of encrypted firmware images. *plat/common/plat\_bl\_common.c* provides a dummy weak implementation for testing purposes which must be overridden by the platform trying to implement a real world firmware encryption use-case.

It also allows the platform to pass symmetric key identifier rather than actual symmetric key which is useful in cases where the crypto backend provides secure storage for the symmetric key. So in this case ENC\_KEY\_IS\_IDENTIFIER flag must be set in flags.

In addition to above a platform may also choose to provide an image specific symmetric key/identifier using img\_id.

On success the function should return 0 and a negative error code otherwise.

Note that this API depends on DECRYPTION\_SUPPORT build flag which is marked as experimental.

#### Function: plat fwu set images source() [when PSA FWU SUPPORT == 1]

```
Argument : struct fwu_metadata *metadata
Return : void
```

This function is mandatory when PSA\_FWU\_SUPPORT is enabled. It provides a means to retrieve image specification (offset in non-volatile storage and length) of active/updated images using the passed FWU metadata, and update I/O policies of active/updated images using retrieved image specification information. Further I/O layer operations such as I/O open, I/O read, etc. on these images rely on this function call.

In Arm platforms, this function is used to set an I/O policy of the FIP image, container of all active/updated secure and non-secure images.

### Function: plat\_fwu\_set\_metadata\_image\_source() [when PSA\_FWU\_SUPPORT == 1]

This function is mandatory when PSA\_FWU\_SUPPORT is enabled. It is responsible for setting up the platform I/O policy of the requested metadata image (either FWU\_METADATA\_IMAGE\_ID or BKUP\_FWU\_METADATA\_IMAGE\_ID) that will be used to load this image from the platform's non-volatile storage.

FWU metadata can not be always stored as a raw image in non-volatile storage to define its image specification (offset in non-volatile storage and length) statically in I/O policy. For example, the FWU metadata image is stored as a partition inside the GUID partition table image. Its specification is defined in the partition table that needs to be parsed dynamically. This function provides a means to retrieve such dynamic information to set the I/O policy of the FWU metadata image. Further I/O layer operations such as I/O open, I/O read, etc. on FWU metadata image relies on this function call.

It returns '0' on success, otherwise a negative error value on error. Alongside, returns device handle and image specification from the I/O policy of the requested FWU metadata image.

## 2.7.6 Common optional modifications

The following are helper functions implemented by the firmware that perform common platform-specific tasks. A platform may choose to override these definitions.

### Function: plat\_set\_my\_stack()

```
Argument : void
Return : void
```

This function sets the current stack pointer to the normal memory stack that has been allocated for the current CPU. For BL images that only require a stack for the primary CPU, the UP version of the function is used. The size of the stack allocated to each CPU is specified by the platform defined constant PLATFORM\_STACK\_SIZE.

Common implementations of this function for the UP and MP BL images are provided in plat/common/aarch64/platform\_up\_stack. S and plat/common/aarch64/platform\_mp\_stack. S

### Function: plat\_get\_my\_stack()

```
Argument : void
Return : uintptr_t
```

This function returns the base address of the normal memory stack that has been allocated for the current CPU. For BL images that only require a stack for the primary CPU, the UP version of the function is used. The size of the stack allocated to each CPU is specified by the platform defined constant PLATFORM\_STACK\_SIZE.

Common implementations of this function for the UP and MP BL images are provided in plat/common/aarch64/platform\_up\_stack.S and plat/common/aarch64/platform\_mp\_stack.S

### Function: plat\_report\_exception()

Argument : unsigned int

Return : void

A platform may need to report various information about its status when an exception is taken, for example the current exception level, the CPU security state (secure/non-secure), the exception type, and so on. This function is called in the following circumstances:

- In BL1, whenever an exception is taken.
- In BL2, whenever an exception is taken.

The default implementation doesn't do anything, to avoid making assumptions about the way the platform displays its status information.

For AArch64, this function receives the exception type as its argument. Possible values for exceptions types are listed in the include/common/bl\_common.h header file. Note that these constants are not related to any architectural exception code; they are just a TF-A convention.

For AArch32, this function receives the exception mode as its argument. Possible values for exception modes are listed in the include/lib/aarch32/arch.h header file.

### Function: plat reset handler()

Argument : void Return : void

A platform may need to do additional initialization after reset. This function allows the platform to do the platform specific initializations. Platform specific errata workarounds could also be implemented here. The API should preserve the values of callee saved registers x19 to x29.

The default implementation doesn't do anything. If a platform needs to override the default implementation, refer to the *Firmware Design* for general guidelines.

#### Function: plat disable acp()

Argument : void Return : void

This API allows a platform to disable the Accelerator Coherency Port (if present) during a cluster power down sequence. The default weak implementation doesn't do anything. Since this API is called during the power down sequence, it has restrictions for stack usage and it can use the registers x0 - x17 as scratch registers. It should preserve the value in x18 register as it is used by the caller to store the return address.

### Function: plat\_error\_handler()

```
Argument : int
Return : void
```

This API is called when the generic code encounters an error situation from which it cannot continue. It allows the platform to perform error reporting or recovery actions (for example, reset the system). This function must not return.

The parameter indicates the type of error using standard codes from errno.h. Possible errors reported by the generic code are:

- -EAUTH: a certificate or image could not be authenticated (when Trusted Board Boot is enabled)
- -ENOENT: the requested image or certificate could not be found or an IO error was detected
- -ENOMEM: resources exhausted. TF-A does not use dynamic memory, so this error is usually an indication of an incorrect array size

The default implementation simply spins.

### Function: plat\_panic\_handler()

```
Argument : void
Return : void
```

This API is called when the generic code encounters an unexpected error situation from which it cannot recover. This function must not return, and must be implemented in assembly because it may be called before the C environment is initialized.

**Note:** The address from where it was called is stored in x30 (Link Register). The default implementation simply spins.

### Function: plat\_get\_bl\_image\_load\_info()

```
Argument : void
Return : bl_load_info_t *
```

This function returns pointer to the list of images that the platform has populated to load. This function is invoked in BL2 to load the BL3xx images.

#### Function: plat get next bl params()

```
Argument : void
Return : bl_params_t *
```

This function returns a pointer to the shared memory that the platform has kept aside to pass TF-A related information that next BL image needs. This function is invoked in BL2 to pass this information to the next BL image.

### Function: plat\_get\_stack\_protector\_canary()

```
Argument : void
Return : u_register_t
```

This function returns a random value that is used to initialize the canary used when the stack protector is enabled with ENABLE\_STACK\_PROTECTOR. A predictable value will weaken the protection as the attacker could easily write the right value as part of the attack most of the time. Therefore, it should return a true random number.

**Warning:** For the protection to be effective, the global data need to be placed at a lower address than the stack bases. Failure to do so would allow an attacker to overwrite the canary as part of the stack buffer overflow attack.

### Function : plat\_flush\_next\_bl\_params()

```
Argument : void
Return : void
```

This function flushes to main memory all the image params that are passed to next image. This function is invoked in BL2 to flush this information to the next BL image.

### Function: plat log get prefix()

```
Argument : unsigned int
Return : const char *
```

This function defines the prefix string corresponding to the  $log\_level$  to be prepended to all the log output from TF-A. The  $log\_level$  (argument) will correspond to one of the standard log levels defined in debug.h. The platform can override the common implementation to define a different prefix string for the log output. The implementation should be robust to future changes that increase the number of log levels.

### Function: plat\_get\_soc\_version()

```
Argument : void
Return : int32_t
```

This function returns soc version which mainly consist of below fields

```
soc_version[30:24] = JEP-106 continuation code for the SiP
soc_version[23:16] = JEP-106 identification code with parity bit for the SiP
soc_version[15:0] = Implementation defined SoC ID
```

## Function: plat\_get\_soc\_revision()

```
Argument : void
Return : int32_t
```

This function returns soc revision in below format

```
soc_revision[0:30] = SOC revision of specific SOC
```

### Function: plat\_is\_smccc\_feature\_available()

```
Argument : u_register_t
Return : int32_t
```

This function returns SMC\_ARCH\_CALL\_SUCCESS if the platform supports the SMCCC function specified in the argument; otherwise returns SMC\_ARCH\_CALL\_NOT\_SUPPORTED.

## 2.7.7 Modifications specific to a Boot Loader stage

## 2.7.8 Boot Loader Stage 1 (BL1)

BL1 implements the reset vector where execution starts from after a cold or warm boot. For each CPU, BL1 is responsible for the following tasks:

- 1. Handling the reset as described in section 2.2
- 2. In the case of a cold boot and the CPU being the primary CPU, ensuring that only this CPU executes the remaining BL1 code, including loading and passing control to the BL2 stage.
- 3. Identifying and starting the Firmware Update process (if required).
- Loading the BL2 image from non-volatile storage into secure memory at the address specified by the platform defined constant BL2\_BASE.
- 5. Populating a meminfo structure with the following information in memory, accessible by BL2 immediately upon entry.

```
meminfo.total_base = Base address of secure RAM visible to BL2
meminfo.total_size = Size of secure RAM visible to BL2
```

By default, BL1 places this meminfo structure at the end of secure memory visible to BL2.

It is possible for the platform to decide where it wants to place the meminfo structure for BL2 or restrict the amount of memory visible to BL2 by overriding the weak default implementation of bl1\_plat\_handle\_post\_image\_load API.

The following functions need to be implemented by the platform port to enable BL1 to perform the above tasks.

## Function: bl1\_early\_platform\_setup() [mandatory]

```
Argument : void
Return : void
```

This function executes with the MMU and data caches disabled. It is only called by the primary CPU.

On Arm standard platforms, this function:

- Enables a secure instance of SP805 to act as the Trusted Watchdog.
- Initializes a UART (PL011 console), which enables access to the printf family of functions in BL1.
- Enables issuing of snoop and DVM (Distributed Virtual Memory) requests to the CCI slave interface corresponding to the cluster that includes the primary CPU.

### Function: bl1 plat arch setup() [mandatory]

```
Argument : void
Return : void
```

This function performs any platform-specific and architectural setup that the platform requires. Platform-specific setup might include configuration of memory controllers and the interconnect.

In Arm standard platforms, this function enables the MMU.

This function helps fulfill requirement 2 above.

### Function: bl1\_platform\_setup() [mandatory]

```
Argument : void
Return : void
```

This function executes with the MMU and data caches enabled. It is responsible for performing any remaining platform-specific setup that can occur after the MMU and data cache have been enabled.

if support for multiple boot sources is required, it initializes the boot sequence used by plat\_try\_next\_boot\_source().

In Arm standard platforms, this function initializes the storage abstraction layer used to load the next bootloader image.

This function helps fulfill requirement 4 above.

#### Function: bl1 plat sec mem layout() [mandatory]

```
Argument : void
Return : meminfo *
```

This function should only be called on the cold boot path. It executes with the MMU and data caches enabled. The pointer returned by this function must point to a meminfo structure containing the extents and availability of secure RAM for the BL1 stage.

```
meminfo.total_base = Base address of secure RAM visible to BL1
meminfo.total_size = Size of secure RAM visible to BL1
```

This information is used by BL1 to load the BL2 image in secure RAM. BL1 also populates a similar structure to tell BL2 the extents of memory available for its own use.

This function helps fulfill requirements 4 and 5 above.

### Function: bl1 plat prepare exit() [optional]

```
Argument : entry_point_info_t *
Return : void
```

This function is called prior to exiting BL1 in response to the BL1\_SMC\_RUN\_IMAGE SMC request raised by BL2. It should be used to perform platform specific clean up or bookkeeping operations before transferring control to the next image. It receives the address of the entry\_point\_info\_t structure passed from BL2. This function runs with MMU disabled.

### Function: bl1\_plat\_set\_ep\_info() [optional]

```
Argument : unsigned int image_id, entry_point_info_t *ep_info
Return : void
```

This function allows platforms to override ep\_info for the given image\_id.

The default implementation just returns.

### Function: bl1 plat get next image id() [optional]

```
Argument : void
Return : unsigned int
```

This and the following function must be overridden to enable the FWU feature.

BL1 calls this function after platform setup to identify the next image to be loaded and executed. If the platform returns BL2\_IMAGE\_ID then BL1 proceeds with the normal boot sequence, which loads and executes BL2. If the platform returns a different image id, BL1 assumes that Firmware Update is required.

The default implementation always returns BL2\_IMAGE\_ID. The Arm development platforms override this function to detect if firmware update is required, and if so, return the first image in the firmware update process.

#### Function: bl1 plat get image desc() [optional]

```
Argument : unsigned int image_id
Return : image_desc_t *
```

BL1 calls this function to get the image descriptor information image\_desc\_t for the provided image\_id from the platform.

The default implementation always returns a common BL2 image descriptor. Arm standard platforms return an image descriptor corresponding to BL2 or one of the firmware update images defined in the Trusted Board Boot Requirements specification.

### Function: bl1\_plat\_handle\_pre\_image\_load() [optional]

```
Argument : unsigned int image_id
Return : int
```

This function can be used by the platforms to update/use image information corresponding to image\_id. This function is invoked in BL1, both in cold boot and FWU code path, before loading the image.

### Function: bl1\_plat\_handle\_post\_image\_load() [optional]

```
Argument : unsigned int image_id
Return : int
```

This function can be used by the platforms to update/use image information corresponding to image\_id. This function is invoked in BL1, both in cold boot and FWU code path, after loading and authenticating the image.

The default weak implementation of this function calculates the amount of Trusted SRAM that can be used by BL2 and allocates a meminfo\_t structure at the beginning of this free memory and populates it. The address of meminfo\_t structure is updated in arg1 of the entrypoint information to BL2.

## Function: bl1\_plat\_fwu\_done() [optional]

BL1 calls this function when the FWU process is complete. It must not return. The platform may override this function to take platform specific action, for example to initiate the normal boot flow.

The default implementation spins forever.

#### Function: bl1 plat mem check() [mandatory]

BL1 calls this function while handling FWU related SMCs, more specifically when copying or authenticating an image. Its responsibility is to ensure that the region of memory identified by mem\_base and mem\_size is mapped in BL1, and that this memory corresponds to either a secure or non-secure memory region as indicated by the security state of the flags argument.

This function can safely assume that the value resulting from the addition of mem\_base and mem\_size fits into a uintptr\_t type variable and does not overflow.

This function must return 0 on success, a non-null error code otherwise.

The default implementation of this function asserts therefore platforms must override it when using the FWU feature.

## 2.7.9 Boot Loader Stage 2 (BL2)

The BL2 stage is executed only by the primary CPU, which is determined in BL1 using the platform\_is\_primary\_cpu() function. BL1 passed control to BL2 at BL2\_BASE. BL2 executes in Secure EL1 and and invokes plat\_get\_bl\_image\_load\_info() to retrieve the list of images to load from non-volatile storage to secure/non-secure RAM. After all the images are loaded then BL2 invokes plat\_get\_next\_bl\_params() to get the list of executable images to be passed to the next BL image.

The following functions must be implemented by the platform port to enable BL2 to perform the above tasks.

### Function: bl2 early platform setup2() [mandatory]

```
Argument : u_register_t, u_register_t, u_register_t
Return : void
```

This function executes with the MMU and data caches disabled. It is only called by the primary CPU. The 4 arguments are passed by BL1 to BL2 and these arguments are platform specific.

On Arm standard platforms, the arguments received are:

```
arg0 - Points to load address of FW_CONFIG
```

arg1 - meminfo structure populated by BL1. The platform copies the contents of meminfo as it may be subsequently overwritten by BL2.

On Arm standard platforms, this function also:

- Initializes a UART (PL011 console), which enables access to the printf family of functions in BL2.
- Initializes the storage abstraction layer used to load further bootloader images. It is necessary to do this early on platforms with a SCP\_BL2 image, since the later bl2\_platform\_setup must be done after SCP\_BL2 is loaded.

#### Function: bl2 plat arch setup() [mandatory]

```
Argument : void
Return : void
```

This function executes with the MMU and data caches disabled. It is only called by the primary CPU.

The purpose of this function is to perform any architectural initialization that varies across platforms.

On Arm standard platforms, this function enables the MMU.

### Function: bl2\_platform\_setup() [mandatory]

```
Argument : void
Return : void
```

This function may execute with the MMU and data caches enabled if the platform port does the necessary initialization in bl2\_plat\_arch\_setup(). It is only called by the primary CPU.

The purpose of this function is to perform any platform initialization specific to BL2.

In Arm standard platforms, this function performs security setup, including configuration of the TrustZone controller to allow non-secure masters access to most of DRAM. Part of DRAM is reserved for secure world use.

## Function: bl2\_plat\_handle\_pre\_image\_load() [optional]

Argument : unsigned int

Return : int

This function can be used by the platforms to update/use image information for given image\_id. This function is currently invoked in BL2 before loading each image.

## Function: bl2\_plat\_handle\_post\_image\_load() [optional]

Argument : unsigned int

Return : int

This function can be used by the platforms to update/use image information for given image\_id. This function is currently invoked in BL2 after loading each image.

# Function: bl2\_plat\_preload\_setup [optional]

Argument : void Return : void

This optional function performs any BL2 platform initialization required before image loading, that is not done later in bl2\_platform\_setup(). Specifically, if support for multiple boot sources is required, it initializes the boot sequence used by plat\_try\_next\_boot\_source().

#### Function: plat try next boot source() [optional]

Argument : void Return : int

This optional function passes to the next boot source in the redundancy sequence.

This function moves the current boot redundancy source to the next element in the boot sequence. If there are no more boot sources then it must return 0, otherwise it must return 1. The default implementation of this always returns 0.

## 2.7.10 Boot Loader Stage 2 (BL2) at EL3

When the platform has a non-TF-A Boot ROM it is desirable to jump directly to BL2 instead of TF-A BL1. In this case BL2 is expected to execute at EL3 instead of executing at EL1. Refer to the *Firmware Design* document for more information.

All mandatory functions of BL2 must be implemented, except the functions  $bl2\_early\_platform\_setup$  and  $bl2\_el3\_plat\_arch\_setup$ , because their work is done now by  $bl2\_el3\_early\_platform\_setup$  and  $bl2\_el3\_plat\_arch\_setup$ . These functions should generally implement the  $bl1\_plat\_xxx()$  and  $bl2\_plat\_xxx()$  functionality combined.

## Function: bl2\_el3\_early\_platform\_setup() [mandatory]

```
Argument : u_register_t, u_register_t, u_register_t 
Return : void
```

This function executes with the MMU and data caches disabled. It is only called by the primary CPU. This function receives four parameters which can be used by the platform to pass any needed information from the Boot ROM to BL2.

On Arm standard platforms, this function does the following:

- Initializes a UART (PL011 console), which enables access to the printf family of functions in BL2.
- Initializes the storage abstraction layer used to load further bootloader images. It is necessary to do this early
  on platforms with a SCP\_BL2 image, since the later bl2\_platform\_setup must be done after SCP\_BL2 is
  loaded.
- Initializes the private variables that define the memory layout used.

### Function: bl2\_el3\_plat\_arch\_setup() [mandatory]

```
Argument : void
Return : void
```

This function executes with the MMU and data caches disabled. It is only called by the primary CPU.

The purpose of this function is to perform any architectural initialization that varies across platforms.

On Arm standard platforms, this function enables the MMU.

## Function: bl2 el3 plat prepare exit() [optional]

```
Argument : void
Return : void
```

This function is called prior to exiting BL2 and run the next image. It should be used to perform platform specific clean up or bookkeeping operations before transferring control to the next image. This function runs with MMU disabled.

# 2.7.11 FWU Boot Loader Stage 2 (BL2U)

The AP Firmware Updater Configuration, BL2U, is an optional part of the FWU process and is executed only by the primary CPU. BL1 passes control to BL2U at BL2U\_BASE. BL2U executes in Secure-EL1 and is responsible for:

- (Optional) Transferring the optional SCP\_BL2U binary image from AP secure memory to SCP RAM. BL2U uses the SCP\_BL2U image\_info passed by BL1. SCP\_BL2U\_BASE defines the address in AP secure memory where SCP\_BL2U should be copied from. Subsequent handling of the SCP\_BL2U image is implemented by the platform specific bl2u\_plat\_handle\_scp\_bl2u() function. If SCP\_BL2U\_BASE is not defined then this step is not performed.
- 2. Any platform specific setup required to perform the FWU process. For example, Arm standard platforms initialize the TZC controller so that the normal world can access DDR memory.

The following functions must be implemented by the platform port to enable BL2U to perform the tasks mentioned above.

## Function: bl2u\_early\_platform\_setup() [mandatory]

Argument : meminfo \*mem\_info, void \*plat\_info

Return : void

This function executes with the MMU and data caches disabled. It is only called by the primary CPU. The arguments to this function is the address of the meminfo structure and platform specific info provided by BL1.

The platform may copy the contents of the mem\_info and plat\_info into private storage as the original memory may be subsequently overwritten by BL2U.

On Arm CSS platforms plat\_info is interpreted as an image\_info\_t structure, to extract SCP\_BL2U image information, which is then copied into a private variable.

## Function: bl2u\_plat\_arch\_setup() [mandatory]

Argument : void Return : void

This function executes with the MMU and data caches disabled. It is only called by the primary CPU.

The purpose of this function is to perform any architectural initialization that varies across platforms, for example enabling the MMU (since the memory map differs across platforms).

## Function : bl2u\_platform\_setup() [mandatory]

Argument : void Return : void

This function may execute with the MMU and data caches enabled if the platform port does the necessary initialization in bl2u\_plat\_arch\_setup(). It is only called by the primary CPU.

The purpose of this function is to perform any platform initialization specific to BL2U.

In Arm standard platforms, this function performs security setup, including configuration of the TrustZone controller to allow non-secure masters access to most of DRAM. Part of DRAM is reserved for secure world use.

#### Function: bl2u plat handle scp bl2u() [optional]

Argument : void Return : int

This function is used to perform any platform-specific actions required to handle the SCP firmware. Typically it transfers the image into SCP memory using a platform-specific protocol and waits until SCP executes it and signals to the Application Processor (AP) for BL2U execution to continue.

This function returns 0 on success, a negative error code otherwise. This function is included if SCP\_BL2U\_BASE is defined.

# 2.7.12 Boot Loader Stage 3-1 (BL31)

During cold boot, the BL31 stage is executed only by the primary CPU. This is determined in BL1 using the platform\_is\_primary\_cpu() function. BL1 passes control to BL31 at BL31\_BASE. During warm boot, BL31 is executed by all CPUs. BL31 executes at EL3 and is responsible for:

- 1. Re-initializing all architectural and platform state. Although BL1 performs some of this initialization, BL31 remains resident in EL3 and must ensure that EL3 architectural and platform state is completely initialized. It should make no assumptions about the system state when it receives control.
- 2. Passing control to a normal world BL image, pre-loaded at a platform- specific address by BL2. On ARM platforms, BL31 uses the bl\_params list populated by BL2 in memory to do this.
- 3. Providing runtime firmware services. Currently, BL31 only implements a subset of the Power State Coordination Interface (PSCI) API as a runtime service. See Section 3.3 below for details of porting the PSCI implementation.
- 4. Optionally passing control to the BL32 image, pre-loaded at a platform- specific address by BL2. BL31 exports a set of APIs that allow runtime services to specify the security state in which the next image should be executed and run the corresponding image. On ARM platforms, BL31 uses the bl\_params list populated by BL2 in memory to do this.

If BL31 is a reset vector, It also needs to handle the reset as specified in section 2.2 before the tasks described above.

The following functions must be implemented by the platform port to enable BL31 to perform the above tasks.

#### Function: bl31 early platform setup2() [mandatory]

```
Argument : u_register_t, u_register_t, u_register_t  
Return : void
```

This function executes with the MMU and data caches disabled. It is only called by the primary CPU. BL2 can pass 4 arguments to BL31 and these arguments are platform specific.

In Arm standard platforms, the arguments received are:

- arg0 The pointer to the head of bl\_params\_t list which is list of executable images following BL31,
- arg1 Points to load address of SOC\_FW\_CONFIG if present except in case of Arm FVP and Juno platform.

In case of Arm FVP and Juno platform, points to load address of FW\_CONFIG.

- arg2 Points to load address of HW\_CONFIG if present
- arg3 A special value to verify platform parameters from BL2 to BL31. Not used in release builds.

The function runs through the *bl\_param\_t* list and extracts the entry point information for BL32 and BL33. It also performs the following:

- Initialize a UART (PL011 console), which enables access to the printf family of functions in BL31.
- Enable issuing of snoop and DVM (Distributed Virtual Memory) requests to the CCI slave interface corresponding to the cluster that includes the primary CPU.

## Function: bl31\_plat\_arch\_setup() [mandatory]

Argument : void Return : void

This function executes with the MMU and data caches disabled. It is only called by the primary CPU.

The purpose of this function is to perform any architectural initialization that varies across platforms.

On Arm standard platforms, this function enables the MMU.

## Function: bl31 platform setup() [mandatory]

Argument : void Return : void

This function may execute with the MMU and data caches enabled if the platform port does the necessary initialization in bl31\_plat\_arch\_setup(). It is only called by the primary CPU.

The purpose of this function is to complete platform initialization so that both BL31 runtime services and normal world software can function correctly.

On Arm standard platforms, this function does the following:

• Initialize the generic interrupt controller.

Depending on the GIC driver selected by the platform, the appropriate GICv2 or GICv3 initialization will be done, which mainly consists of:

- Enable secure interrupts in the GIC CPU interface.
- Disable the legacy interrupt bypass mechanism.
- Configure the priority mask register to allow interrupts of all priorities to be signaled to the CPU interface.
- Mark SGIs 8-15 and the other secure interrupts on the platform as secure.
- Target all secure SPIs to CPU0.
- Enable these secure interrupts in the GIC distributor.
- Configure all other interrupts as non-secure.
- Enable signaling of secure interrupts in the GIC distributor.
- Enable system-level implementation of the generic timer counter through the memory mapped interface.
- · Grant access to the system counter timer module
- Initialize the power controller device.

In particular, initialise the locks that prevent concurrent accesses to the power controller device.

### Function: bl31 plat runtime setup() [optional]

Argument : void
Return : void

The purpose of this function is allow the platform to perform any BL31 runtime setup just prior to BL31 exit during cold boot. The default weak implementation of this function will invoke console\_switch\_state() to switch console output to consoles marked for use in the runtime state.

## Function: bl31\_plat\_get\_next\_image\_ep\_info() [mandatory]

```
Argument : uint32_t
Return : entry_point_info *
```

This function may execute with the MMU and data caches enabled if the platform port does the necessary initializations in bl31\_plat\_arch\_setup().

This function is called by bl31\_main() to retrieve information provided by BL2 for the next image in the security state specified by the argument. BL31 uses this information to pass control to that image in the specified security state. This function must return a pointer to the entry\_point\_info structure (that was copied during bl31\_early\_platform\_setup()) if the image exists. It should return NULL otherwise.

## Function: bl31\_plat\_enable\_mmu [optional]

```
Argument : uint32_t
Return : void
```

This function enables the MMU. The boot code calls this function with MMU and caches disabled. This function should program necessary registers to enable translation, and upon return, the MMU on the calling PE must be enabled.

The function must honor flags passed in the first argument. These flags are defined by the translation library, and can be found in the file  $include/lib/xlat_tables/xlat_mmu_helpers.h$ .

On DynamIQ systems, this function must not use stack while enabling MMU, which is how the function in xlat table library version 2 is implemented.

#### Function: plat init apkey [optional]

Argument : void
Return : uint128\_t

This function returns the 128-bit value which can be used to program ARMv8.3 pointer authentication keys.

The value should be obtained from a reliable source of randomness.

This function is only needed if ARMv8.3 pointer authentication is used in the Trusted Firmware by building with BRANCH\_PROTECTION option set to non-zero.

## Function: plat\_get\_syscnt\_freq2() [mandatory]

Argument: void

Return : unsigned int

This function is used by the architecture setup code to retrieve the counter frequency for the CPU's generic timer. This value will be programmed into the CNTFRQ\_EL0 register. In Arm standard platforms, it returns the base frequency of the system counter, which is retrieved from the first entry in the frequency modes table.

## Function: plat\_arm\_set\_twedel\_scr\_el3() [optional]

Argument : void
Return : uint32\_t

This function is used in v8.6+ systems to set the WFE trap delay value in SCR\_EL3. If this function returns TWED\_DISABLED or is left unimplemented, this feature is not enabled. The only hook provided is to set the TWED fields in SCR\_EL3, there are similar fields in HCR\_EL2, SCTLR\_EL2, and SCTLR\_EL1 to adjust the WFE trap delays in lower ELs and these fields should be set by the appropriate EL2 or EL1 code depending on the platform configuration.

#### #define: PLAT PERCPU BAKERY LOCK SIZE [optional]

When USE\_COHERENT\_MEM = 0, this constant defines the total memory (in bytes) aligned to the cache line boundary that should be allocated per-cpu to accommodate all the bakery locks.

If this constant is not defined when USE\_COHERENT\_MEM = 0, the linker calculates the size of the bakery\_lock input section, aligns it to the nearest CACHE\_WRITEBACK\_GRANULE, multiplies it with PLATFORM\_CORE\_COUNT and stores the result in a linker symbol. This constant prevents a platform from relying on the linker and provide a more efficient mechanism for accessing per-cpu bakery lock information.

If this constant is defined and its value is not equal to the value calculated by the linker then a link time assertion is raised. A compile time assertion is raised if the value of the constant is not aligned to the cache line boundary.

#### **SDEI** porting requirements

The *SDEI* dispatcher requires the platform to provide the following macros and functions, of which some are optional, and some others mandatory.

#### Macros

#### Macro: PLAT SDEI NORMAL PRI [mandatory]

This macro must be defined to the EL3 exception priority level associated with Normal *SDEI* events on the platform. This must have a higher value (therefore of lower priority) than PLAT\_SDEI\_CRITICAL\_PRI.

## Macro: PLAT\_SDEI\_CRITICAL\_PRI [mandatory]

This macro must be defined to the EL3 exception priority level associated with Critical *SDEI* events on the platform. This must have a lower value (therefore of higher priority) than PLAT\_SDEI\_NORMAL\_PRI.

**Note**: *SDEI* exception priorities must be the lowest among Secure priorities. Among the *SDEI* exceptions, Critical *SDEI* priority must be higher than Normal *SDEI* priority.

#### **Functions**

## Function: int plat\_sdei\_validate\_entry\_point() [optional]

```
Argument: uintptr_t ep, unsigned int client_mode
Return: int
```

This function validates the entry point address of the event handler provided by the client for both event registration and *Complete and Resume SDEI* calls. The function ensures that the address is valid in the client translation regime.

The second argument is the exception level that the client is executing in. It can be Non-Secure EL1 or Non-Secure EL2.

The function must return 0 for successful validation, or -1 upon failure.

The default implementation always returns **0**. On Arm platforms, this function translates the entry point address within the client translation regime and further ensures that the resulting physical address is located in Non-secure DRAM.

#### Function: void plat sdei handle masked trigger(uint64 t mpidr, unsigned int intr) [optional]

Argument: uint64\_t
Argument: unsigned int

Return: void

*SDEI* specification requires that a PE comes out of reset with the events masked. The client therefore is expected to call PE\_UNMASK to unmask *SDEI* events on the PE. No *SDEI* events can be dispatched until such time.

Should a PE receive an interrupt that was bound to an *SDEI* event while the events are masked on the PE, the dispatcher implementation invokes the function plat\_sdei\_handle\_masked\_trigger. The MPIDR of the PE that received the interrupt and the interrupt ID are passed as parameters.

The default implementation only prints out a warning message.

## TRNG porting requirements

The TRNG backend requires the platform to provide the following values and mandatory functions.

#### **Values**

#### value: uuid t plat trng uuid [mandatory]

This value must be defined to the UUID of the TRNG backend that is specific to the hardware after plat\_trng\_setup function is called. This value must conform to the SMCCC calling convention; The most significant 32 bits of the UUID must not equal <code>0xfffffffff</code> or the signed integer -1 as this value in w0 indicates failure to get a TRNG source.

#### **Functions**

## Function: void plat entropy setup(void) [mandatory]

Argument: none Return: none

This function is expected to do platform-specific initialization of any TRNG hardware. This may include generating a UUID from a hardware-specific seed.

## Function: bool plat\_get\_entropy(uint64\_t \*out) [mandatory]

Argument: uint64\_t \*

Return: bool

Out : when the return value is true, the entropy has been written into the

storage pointed to

This function writes entropy into storage provided by the caller. If no entropy is available, it must return false and the storage must not be written.

# 2.7.13 Power State Coordination Interface (in BL31)

The TF-A implementation of the PSCI API is based around the concept of a *power domain*. A *power domain* is a CPU or a logical group of CPUs which share some state on which power management operations can be performed as specified by PSCI. Each CPU in the system is assigned a cpu index which is a unique number between 0 and PLATFORM\_CORE\_COUNT - 1. The *power domains* are arranged in a hierarchical tree structure and each *power domain* can be identified in a system by the cpu index of any CPU that is part of that domain and a *power domain level*. A processing element (for example, a CPU) is at level 0. If the *power domain* node above a CPU is a logical grouping of CPUs that share some state, then level 1 is that group of CPUs (for example, a cluster), and level 2 is a group of clusters (for example, the system). More details on the power domain topology and its organization can be found in *PSCI Power Domain Tree Structure*.

BL31's platform initialization code exports a pointer to the platform-specific power management operations required for the PSCI implementation to function correctly. This information is populated in the plat\_psci\_ops structure. The PSCI implementation calls members of the plat\_psci\_ops structure for performing power management operations on the power domains. For example, the target CPU is specified by its MPIDR in a PSCI CPU\_ON call. The pwr\_domain\_on() handler (if present) is called for the CPU power domain.

The power-state parameter of a PSCI CPU\_SUSPEND call can be used to describe composite power states specific to a platform. The PSCI implementation defines a generic representation of the power-state parameter, which is an array of local power states where each index corresponds to a power domain level. Each entry contains the local power state the power domain at that power level could enter. It depends on the validate\_power\_state() handler to convert

the power-state parameter (possibly encoding a composite power state) passed in a PSCI CPU\_SUSPEND call to this representation.

The following functions form part of platform port of PSCI functionality.

## Function: plat\_psci\_stat\_accounting\_start() [optional]

```
Argument : const psci_power_state_t *
Return : void
```

This is an optional hook that platforms can implement for residency statistics accounting before entering a low power state. The pwr\_domain\_state field of state\_info (first argument) can be inspected if stat accounting is done differently at CPU level versus higher levels. As an example, if the element at index 0 (CPU power level) in the pwr\_domain\_state array indicates a power down state, special hardware logic may be programmed in order to keep track of the residency statistics. For higher levels (array indices > 0), the residency statistics could be tracked in software using PMF. If ENABLE\_PMF is set, the default implementation will use PMF to capture timestamps.

### Function: plat psci stat accounting stop() [optional]

```
Argument : const psci_power_state_t *
Return : void
```

This is an optional hook that platforms can implement for residency statistics accounting after exiting from a low power state. The pwr\_domain\_state field of state\_info (first argument) can be inspected if stat accounting is done differently at CPU level versus higher levels. As an example, if the element at index 0 (CPU power level) in the pwr\_domain\_state array indicates a power down state, special hardware logic may be programmed in order to keep track of the residency statistics. For higher levels (array indices > 0), the residency statistics could be tracked in software using PMF. If ENABLE\_PMF is set, the default implementation will use PMF to capture timestamps.

#### Function: plat psci stat get residency() [optional]

```
Argument : unsigned int, const psci_power_state_t *, unsigned int
Return : u_register_t
```

This is an optional interface that is is invoked after resuming from a low power state and provides the time spent resident in that low power state by the power domain at a particular power domain level. When a CPU wakes up from suspend, all its parent power domain levels are also woken up. The generic PSCI code invokes this function for each parent power domain that is resumed and it identified by the lvl (first argument) parameter. The state\_info (second argument) describes the low power state that the power domain has resumed from. The current CPU is the first CPU in the power domain to resume from the low power state and the last\_cpu\_idx (third parameter) is the index of the last CPU in the power domain to suspend and may be needed to calculate the residency for that power domain.

## Function : plat\_get\_target\_pwr\_state() [optional]

```
Argument : unsigned int, const plat_local_state_t *, unsigned int
Return : plat_local_state_t
```

The PSCI generic code uses this function to let the platform participate in state coordination during a power management operation. The function is passed a pointer to an array of platform specific local power state states (second argument) which contains the requested power state for each CPU at a particular power domain level lvl (first argument) within the power domain. The function is expected to traverse this array of upto ncpus (third argument) and return a coordinated target power state by the comparing all the requested power states. The target power state should not be deeper than any of the requested power states.

A weak definition of this API is provided by default wherein it assumes that the platform assigns a local state value in order of increasing depth of the power state i.e. for two power states X & Y, if X < Y then X represents a shallower power state than Y. As a result, the coordinated target local power state for a power domain will be the minimum of the requested local power state values.

#### Function: plat get power domain tree desc() [mandatory]

```
Argument : void
Return : const unsigned char *
```

This function returns a pointer to the byte array containing the power domain topology tree description. The format and method to construct this array are described in *PSCI Power Domain Tree Structure*. The BL31 PSCI initialization code requires this array to be described by the platform, either statically or dynamically, to initialize the power domain topology tree. In case the array is populated dynamically, then plat\_core\_pos\_by\_mpidr() and plat\_my\_core\_pos() should also be implemented suitably so that the topology tree description matches the CPU indices returned by these APIs. These APIs together form the platform interface for the PSCI topology framework.

#### Function: plat setup psci ops() [mandatory]

```
Argument : uintptr_t, const plat_psci_ops **
Return : int
```

This function may execute with the MMU and data caches enabled if the platform port does the necessary initializations in bl31\_plat\_arch\_setup(). It is only called by the primary CPU.

This function is called by PSCI initialization code. Its purpose is to let the platform layer know about the warm boot entrypoint through the sec\_entrypoint (first argument) and to export handler routines for platform-specific psci power management actions by populating the passed pointer with a pointer to BL31's private plat\_psci\_ops structure.

A description of each member of this structure is given below. Please refer to the Arm FVP specific implementation of these handlers in plat/arm/board/fvp/fvp\_pm.c as an example. For each PSCI function that the platform wants to support, the associated operation or operations in this structure must be provided and implemented (Refer section 4 of *Firmware Design* for the PSCI API supported in TF-A). To disable a PSCI function in a platform port, the operation should be removed from this structure instead of providing an empty implementation.

#### plat\_psci\_ops.cpu\_standby()

Perform the platform-specific actions to enter the standby state for a cpu indicated by the passed argument. This provides a fast path for CPU standby wherein overheads of PSCI state management and lock acquisition is avoided. For this handler to be invoked by the PSCI CPU\_SUSPEND API implementation, the suspend state type specified in the power-state parameter should be STANDBY and the target power domain level specified should be the CPU. The handler should put the CPU into a low power retention state (usually by issuing a wfi instruction) and ensure that it can be woken up from that state by a normal interrupt. The generic code expects the handler to succeed.

## plat psci ops.pwr domain on()

Perform the platform specific actions to power on a CPU, specified by the MPIDR (first argument). The generic code expects the platform to return PSCI\_E\_SUCCESS on success or PSCI\_E\_INTERN\_FAIL for any failure.

## plat psci ops.pwr domain off()

Perform the platform specific actions to prepare to power off the calling CPU and its higher parent power domain levels as indicated by the target\_state (first argument). It is called by the PSCI CPU\_OFF API implementation.

The target\_state encodes the platform coordinated target local power states for the CPU power domain and its parent power domain levels. The handler needs to perform power management operation corresponding to the local state at each power level.

For this handler, the local power state for the CPU power domain will be a power down state where as it could be either power down, retention or run state for the higher power domain levels depending on the result of state coordination. The generic code expects the handler to succeed.

#### plat psci ops.pwr domain suspend pwrdown early() [optional]

This optional function may be used as a performance optimization to replace or complement pwr\_domain\_suspend() on some platforms. Its calling semantics are identical to pwr\_domain\_suspend(), except the PSCI implementation only calls this function when suspending to a power down state, and it guarantees that data caches are enabled.

When HW\_ASSISTED\_COHERENCY = 0, the PSCI implementation disables data caches before calling pwr\_domain\_suspend(). If the target\_state corresponds to a power down state and it is safe to perform some or all of the platform specific actions in that function with data caches enabled, it may be more efficient to move those actions to this function. When HW\_ASSISTED\_COHERENCY = 1, data caches remain enabled throughout, and so there is no advantage to moving platform specific actions to this function.

## plat\_psci\_ops.pwr\_domain\_suspend()

Perform the platform specific actions to prepare to suspend the calling CPU and its higher parent power domain levels as indicated by the target\_state (first argument). It is called by the PSCI CPU\_SUSPEND API implementation.

The target\_state has a similar meaning as described in the pwr\_domain\_off() operation. It encodes the platform coordinated target local power states for the CPU power domain and its parent power domain levels. The handler needs to perform power management operation corresponding to the local state at each power level. The generic code expects the handler to succeed.

The difference between turning a power domain off versus suspending it is that in the former case, the power domain is expected to re-initialize its state when it is next powered on (see pwr\_domain\_on\_finish()). In the latter case, the

power domain is expected to save enough state so that it can resume execution by restoring this state when its powered on (see pwr\_domain\_suspend\_finish()).

When suspending a core, the platform can also choose to power off the GICv3 Redistributor and ITS through an implementation-defined sequence. To achieve this safely, the ITS context must be saved first. The architectural part is implemented by the gicv3\_its\_save\_disable() helper, but most of the needed sequence is implementation defined and it is therefore the responsibility of the platform code to implement the necessary sequence. Then the GIC Redistributor context can be saved using the gicv3\_rdistif\_save() helper. Powering off the Redistributor requires the implementation to support it and it is the responsibility of the platform code to execute the right implementation defined sequence.

When a system suspend is requested, the platform can also make use of the gicv3\_distif\_save() helper to save the context of the GIC Distributor after it has saved the context of the Redistributors and ITS of all the cores in the system. The context of the Distributor can be large and may require it to be allocated in a special area if it cannot fit in the platform's global static data, for example in DRAM. The Distributor can then be powered down using an implementation-defined sequence.

## plat\_psci\_ops.pwr\_domain\_pwr\_down\_wfi()

This is an optional function and, if implemented, is expected to perform platform specific actions including the wfi invocation which allows the CPU to powerdown. Since this function is invoked outside the PSCI locks, the actions performed in this hook must be local to the CPU or the platform must ensure that races between multiple CPUs cannot occur.

The target\_state has a similar meaning as described in the pwr\_domain\_off() operation and it encodes the platform coordinated target local power states for the CPU power domain and its parent power domain levels. This function must not return back to the caller.

If this function is not implemented by the platform, PSCI generic implementation invokes psci\_power\_down\_wfi() for power down.

#### plat\_psci\_ops.pwr\_domain\_on\_finish()

This function is called by the PSCI implementation after the calling CPU is powered on and released from reset in response to an earlier PSCI CPU\_ON call. It performs the platform-specific setup required to initialize enough state for this CPU to enter the normal world and also provide secure runtime firmware services.

The target\_state (first argument) is the prior state of the power domains immediately before the CPU was turned on. It indicates which power domains above the CPU might require initialization due to having previously been in low power states. The generic code expects the handler to succeed.

## plat\_psci\_ops.pwr\_domain\_on\_finish\_late() [optional]

This optional function is called by the PSCI implementation after the calling CPU is fully powered on with respective data caches enabled. The calling CPU and the associated cluster are guaranteed to be participating in coherency. This function gives the flexibility to perform any platform-specific actions safely, such as initialization or modification of shared data structures, without the overhead of explicit cache maintainace operations.

The target\_state has a similar meaning as described in the pwr\_domain\_on\_finish() operation. The generic code expects the handler to succeed.

## plat\_psci\_ops.pwr\_domain\_suspend\_finish()

This function is called by the PSCI implementation after the calling CPU is powered on and released from reset in response to an asynchronous wakeup event, for example a timer interrupt that was programmed by the CPU during the CPU\_SUSPEND call or SYSTEM\_SUSPEND call. It performs the platform-specific setup required to restore the saved state for this CPU to resume execution in the normal world and also provide secure runtime firmware services.

The target\_state (first argument) has a similar meaning as described in the pwr\_domain\_on\_finish() operation. The generic code expects the platform to succeed.

If the Distributor, Redistributors or ITS have been powered off as part of a suspend, their context must be restored in this function in the reverse order to how they were saved during suspend sequence.

#### plat psci ops.system off()

This function is called by PSCI implementation in response to a SYSTEM\_OFF call. It performs the platform-specific system poweroff sequence after notifying the Secure Payload Dispatcher.

#### plat\_psci\_ops.system\_reset()

This function is called by PSCI implementation in response to a SYSTEM\_RESET call. It performs the platform-specific system reset sequence after notifying the Secure Payload Dispatcher.

#### plat\_psci\_ops.validate\_power\_state()

This function is called by the PSCI implementation during the CPU\_SUSPEND call to validate the power\_state parameter of the PSCI API and if valid, populate it in req\_state (second argument) array as power domain level specific local states. If the power\_state is invalid, the platform must return PSCI\_E\_INVALID\_PARAMS as error, which is propagated back to the normal world PSCI client.

## plat\_psci\_ops.validate\_ns\_entrypoint()

This function is called by the PSCI implementation during the CPU\_SUSPEND, SYSTEM\_SUSPEND and CPU\_ON calls to validate the non-secure entry\_point parameter passed by the normal world. If the entry\_point is invalid, the platform must return PSCI\_E\_INVALID\_ADDRESS as error, which is propagated back to the normal world PSCI client.

### plat\_psci\_ops.get\_sys\_suspend\_power\_state()

This function is called by the PSCI implementation during the SYSTEM\_SUSPEND call to get the req\_state parameter from platform which encodes the power domain level specific local states to suspend to system affinity level. The req\_state will be utilized to do the PSCI state coordination and pwr\_domain\_suspend() will be invoked with the coordinated target state to enter system suspend.

#### plat\_psci\_ops.get\_pwr\_lvl\_state\_idx()

This is an optional function and, if implemented, is invoked by the PSCI implementation to convert the local\_state (first argument) at a specified pwr\_lvl (second argument) to an index between 0 and PLAT\_MAX\_PWR\_LVL\_STATES - 1. This function is only needed if the platform supports more than two local power states at each power domain level, that is PLAT\_MAX\_PWR\_LVL\_STATES is greater than 2, and needs to account for these local power states.

### plat\_psci\_ops.translate\_power\_state\_by\_mpidr()

This is an optional function and, if implemented, verifies the power\_state (second argument) parameter of the PSCI API corresponding to a target power domain. The target power domain is identified by using both MPIDR (first argument) and the power domain level encoded in power\_state. The power domain level specific local states are to be extracted from power\_state and be populated in the output\_state (third argument) array. The functionality is similar to the validate\_power\_state function described above and is envisaged to be used in case the validity of power\_state depend on the targeted power domain. If the power\_state is invalid for the targeted power domain, the platform must return PSCI\_E\_INVALID\_PARAMS as error. If this function is not implemented, then the generic implementation relies on validate\_power\_state function to translate the power\_state.

This function can also be used in case the platform wants to support local power state encoding for power\_state parameter of PSCI\_STAT\_COUNT/RESIDENCY APIs as described in Section 5.18 of PSCI.

#### plat\_psci\_ops.get\_node\_hw\_state()

This is an optional function. If implemented this function is intended to return the power state of a node (identified by the first parameter, the MPIDR) in the power domain topology (identified by the second parameter, power\_level), as retrieved from a power controller or equivalent component on the platform. Upon successful completion, the implementation must map and return the final status among HW\_ON, HW\_OFF or HW\_STANDBY. Upon encountering failures, it must return either PSCI\_E\_INVALID\_PARAMS or PSCI\_E\_NOT\_SUPPORTED as appropriate.

Implementations are not expected to handle power\_levels greater than PLAT\_MAX\_PWR\_LVL.

## plat\_psci\_ops.system\_reset2()

This is an optional function. If implemented this function is called during the SYSTEM\_RESET2 call to perform a reset based on the first parameter reset\_type as specified in PSCI. The parameter cookie can be used to pass additional reset information. If the reset\_type is not supported, the function must return PSCI\_E\_NOT\_SUPPORTED. For architectural resets, all failures must return PSCI\_E\_INVALID\_PARAMETERS and vendor reset can return other PSCI error codes as defined in PSCI. On success this function will not return.

#### plat\_psci\_ops.write\_mem\_protect()

This is an optional function. If implemented it enables or disables the MEM\_PROTECT functionality based on the value of val. A non-zero value enables MEM\_PROTECT and a value of zero disables it. Upon encountering failures it must return a negative value and on success it must return 0.

#### plat\_psci\_ops.read\_mem\_protect()

This is an optional function. If implemented it returns the current state of MEM\_PROTECT via the val parameter. Upon encountering failures it must return a negative value and on success it must return 0.

#### plat psci ops.mem protect chk()

This is an optional function. If implemented it checks if a memory region defined by a base address base and with a size of length bytes is protected by MEM\_PROTECT. If the region is protected then it must return 0, otherwise it must return a negative number.

# 2.7.14 Interrupt Management framework (in BL31)

BL31 implements an Interrupt Management Framework (IMF) to manage interrupts generated in either security state and targeted to EL1 or EL2 in the non-secure state or EL3/S-EL1 in the secure state. The design of this framework is described in the *Interrupt Management Framework* 

A platform should export the following APIs to support the IMF. The following text briefly describes each API and its implementation in Arm standard platforms. The API implementation depends upon the type of interrupt controller present in the platform. Arm standard platform layer supports both Arm Generic Interrupt Controller version 2.0 (GICv2) and 3.0 (GICv3). Juno builds the Arm platform layer to use GICv2 and the FVP can be configured to use either GICv2 or GICv3 depending on the build flag FVP\_USE\_GIC\_DRIVER (See *Arm FVP Platform Specific Build Options* for more details).

See also: Interrupt Controller Abstraction APIs.

#### Function: plat interrupt type to line() [mandatory]

Argument : uint32\_t, uint32\_t

Return : uint32\_t

The Arm processor signals an interrupt exception either through the IRQ or FIQ interrupt line. The specific line that is signaled depends on how the interrupt controller (IC) reports different interrupt types from an execution context in either security state. The IMF uses this API to determine which interrupt line the platform IC uses to signal each type of interrupt supported by the framework from a given security state. This API must be invoked at EL3.

The first parameter will be one of the INTR\_TYPE\_\* values (see *Interrupt Management Framework*) indicating the target type of the interrupt, the second parameter is the security state of the originating execution context. The return result is the bit position in the SCR\_EL3 register of the respective interrupt trap: IRQ=1, FIQ=2.

In the case of Arm standard platforms using GICv2, S-EL1 interrupts are configured as FIQs and Non-secure interrupts as IRQs from either security state.

In the case of Arm standard platforms using GICv3, the interrupt line to be configured depends on the security state of the execution context when the interrupt is signalled and are as follows:

- The S-EL1 interrupts are signaled as IRQ in S-EL0/1 context and as FIQ in NS-EL0/1/2 context.
- The Non secure interrupts are signaled as FIQ in S-EL0/1 context and as IRQ in the NS-EL0/1/2 context.
- The EL3 interrupts are signaled as FIQ in both S-EL0/1 and NS-EL0/1/2 context.

## Function: plat\_ic\_get\_pending\_interrupt\_type() [mandatory]

Argument : void
Return : uint32\_t

This API returns the type of the highest priority pending interrupt at the platform IC. The IMF uses the interrupt type to retrieve the corresponding handler function. INTR\_TYPE\_INVAL is returned when there is no interrupt pending. The valid interrupt types that can be returned are INTR\_TYPE\_EL3, INTR\_TYPE\_S\_EL1 and INTR\_TYPE\_NS. This API must be invoked at EL3.

In the case of Arm standard platforms using GICv2, the *Highest Priority Pending Interrupt Register* (GICC\_HPPIR) is read to determine the id of the pending interrupt. The type of interrupt depends upon the id value as follows.

- 1. id < 1022 is reported as a S-EL1 interrupt
- 2. id = 1022 is reported as a Non-secure interrupt.
- 3. id = 1023 is reported as an invalid interrupt type.

In the case of Arm standard platforms using GICv3, the system register ICC\_HPPIR0\_EL1, *Highest Priority Pending group 0 Interrupt Register*, is read to determine the id of the pending interrupt. The type of interrupt depends upon the id value as follows.

- 1. id = PENDING\_G1S\_INTID (1020) is reported as a S-EL1 interrupt
- 2. id = PENDING\_G1NS\_INTID (1021) is reported as a Non-secure interrupt.
- 3. id = GIC\_SPURIOUS\_INTERRUPT (1023) is reported as an invalid interrupt type.
- 4. All other interrupt id's are reported as EL3 interrupt.

## Function: plat\_ic\_get\_pending\_interrupt\_id() [mandatory]

Argument : void
Return : uint32\_t

This API returns the id of the highest priority pending interrupt at the platform IC. INTR\_ID\_UNAVAILABLE is returned when there is no interrupt pending.

In the case of Arm standard platforms using GICv2, the *Highest Priority Pending Interrupt Register* (GICC\_HPPIR) is read to determine the id of the pending interrupt. The id that is returned by API depends upon the value of the id read from the interrupt controller as follows.

- 1. id < 1022. id is returned as is.
- 2. id = 1022. The *Aliased Highest Priority Pending Interrupt Register* (GICC\_AHPPIR) is read to determine the id of the non-secure interrupt. This id is returned by the API.
- 3. id = 1023. INTR\_ID\_UNAVAILABLE is returned.

In the case of Arm standard platforms using GICv3, if the API is invoked from EL3, the system register ICC\_HPPIR0\_EL1, *Highest Priority Pending Interrupt group 0 Register*, is read to determine the id of the pending interrupt. The id that is returned by API depends upon the value of the id read from the interrupt controller as follows.

- 1. id < PENDING\_G1S\_INTID (1020). id is returned as is.
- 2. id = PENDING\_G1S\_INTID (1020) or PENDING\_G1NS\_INTID (1021). The system register ICC\_HPPIR1\_EL1, Highest Priority Pending Interrupt group 1 Register is read to determine the id of the group 1 interrupt. This id is returned by the API as long as it is a valid interrupt id
- 3. If the id is any of the special interrupt identifiers, INTR\_ID\_UNAVAILABLE is returned.

When the API invoked from S-EL1 for GICv3 systems, the id read from system register ICC\_HPPIR1\_EL1, *Highest Priority Pending group 1 Interrupt Register*, is returned if is not equal to GIC\_SPURIOUS\_INTERRUPT (1023) else INTR\_ID\_UNAVAILABLE is returned.

## Function: plat\_ic\_acknowledge\_interrupt() [mandatory]

```
Argument : void
Return : uint32_t
```

This API is used by the CPU to indicate to the platform IC that processing of the highest pending interrupt has begun. It should return the raw, unmodified value obtained from the interrupt controller when acknowledging an interrupt. The actual interrupt number shall be extracted from this raw value using the API  $plat_ic_get_interrupt_id() < plat_ic_get_interrupt_id()$ .

This function in Arm standard platforms using GICv2, reads the *Interrupt Acknowledge Register* (GICC\_IAR). This changes the state of the highest priority pending interrupt from pending to active in the interrupt controller. It returns the value read from the GICC\_IAR, unmodified.

In the case of Arm standard platforms using GICv3, if the API is invoked from EL3, the function reads the system register ICC\_IAR0\_EL1, *Interrupt Acknowledge Register group 0*. If the API is invoked from S-EL1, the function reads the system register ICC\_IAR1\_EL1, *Interrupt Acknowledge Register group 1*. The read changes the state of the highest pending interrupt from pending to active in the interrupt controller. The value read is returned unmodified.

The TSP uses this API to start processing of the secure physical timer interrupt.

#### Function: plat ic end of interrupt() [mandatory]

```
Argument : uint32_t
Return : void
```

This API is used by the CPU to indicate to the platform IC that processing of the interrupt corresponding to the id (passed as the parameter) has finished. The id should be the same as the id returned by the plat\_ic\_acknowledge\_interrupt() API.

Arm standard platforms write the id to the *End of Interrupt Register* (GICC\_EOIR) in case of GICv2, and to ICC\_EOIR0\_EL1 or ICC\_EOIR1\_EL1 system register in case of GICv3 depending on where the API is invoked from, EL3 or S-EL1. This deactivates the corresponding interrupt in the interrupt controller.

The TSP uses this API to finish processing of the secure physical timer interrupt.

## Function: plat ic get interrupt type() [mandatory]

```
Argument : uint32_t
Return : uint32_t
```

This API returns the type of the interrupt id passed as the parameter. INTR\_TYPE\_INVAL is returned if the id is invalid. If the id is valid, a valid interrupt type (one of INTR\_TYPE\_EL3, INTR\_TYPE\_S\_EL1 and INTR\_TYPE\_NS) is returned depending upon how the interrupt has been configured by the platform IC. This API must be invoked at EL3.

Arm standard platforms using GICv2 configures S-EL1 interrupts as Group0 interrupts and Non-secure interrupts as Group1 interrupts. It reads the group value corresponding to the interrupt id from the relevant *Interrupt Group Register* (GICD\_IGROUPRn). It uses the group value to determine the type of interrupt.

In the case of Arm standard platforms using GICv3, both the *Interrupt Group Register* (GICD\_IGROUPRn) and *Interrupt Group Modifier Register* (GICD\_IGRPMODRn) is read to figure out whether the interrupt is configured as Group 0 secure interrupt, Group 1 secure interrupt or Group 1 NS interrupt.

# 2.7.15 Crash Reporting mechanism (in BL31)

BL31 implements a crash reporting mechanism which prints the various registers of the CPU to enable quick crash analysis and debugging. This mechanism relies on the platform implementing plat\_crash\_console\_init, plat\_crash\_console\_putc and plat\_crash\_console\_flush.

The file plat/common/aarch64/crash\_console\_helpers.S contains sample implementation of all of them. Platforms may include this file to their makefiles in order to benefit from them. By default, they will cause the crash output to be routed over the normal console infrastructure and get printed on consoles configured to output in crash state. console\_set\_scope() can be used to control whether a console is used for crash output.

**Note:** Platforms are responsible for making sure that they only mark consoles for use in the crash scope that are able to support this, i.e. that are written in assembly and conform with the register clobber rules for putc() (x0-x2, x16-x17) and flush() (x0-x3, x16-x17) crash callbacks.

In some cases (such as debugging very early crashes that happen before the normal boot console can be set up), platforms may want to control crash output more explicitly. These platforms may instead provide custom implementations for these. They are executed outside of a C environment and without a stack. Many console drivers provide functions named console\_xxx\_core\_init/putc/flush that are designed to be used by these functions. See Arm platforms (like juno) for an example of this.

## Function: plat\_crash\_console\_init [mandatory]

Argument : void
Return : int

This API is used by the crash reporting mechanism to initialize the crash console. It must only use the general purpose registers x0 through x7 to do the initialization and returns 1 on success.

#### Function: plat\_crash\_console\_putc [mandatory]

Argument : int
Return : int

This API is used by the crash reporting mechanism to print a character on the designated crash console. It must only use general purpose registers x1 and x2 to do its work. The parameter and the return value are in general purpose register x0.

## Function: plat\_crash\_console\_flush [mandatory]

```
Argument : void
Return : void
```

This API is used by the crash reporting mechanism to force write of all buffered data on the designated crash console. It should only use general purpose registers x0 through x5 to do its work.

# 2.7.16 External Abort handling and RAS Support

## Function: plat\_ea\_handler

```
Argument : int
Argument : uint64_t
Argument : void *
Argument : void *
Argument : uint64_t
Return : void
```

This function is invoked by the RAS framework for the platform to handle an External Abort received at EL3. The intention of the function is to attempt to resolve the cause of External Abort and return; if that's not possible, to initiate orderly shutdown of the system.

The first parameter (int ea\_reason) indicates the reason for External Abort. Its value is one of ERROR\_EA\_\* constants defined in ea\_handle.h.

The second parameter (uint64\_t syndrome) is the respective syndrome presented to EL3 after having received the External Abort. Depending on the nature of the abort (as can be inferred from the ea\_reason parameter), this can be the content of either ESR\_EL3 or DISR\_EL1.

The third parameter (void \*cookie) is unused for now. The fourth parameter (void \*handle) is a pointer to the preempted context. The fifth parameter (uint64\_t flags) indicates the preempted security state. These parameters are received from the top-level exception handler.

If RAS\_EXTENSION is set to 1, the default implementation of this function iterates through RAS handlers registered by the platform. If any of the RAS handlers resolve the External Abort, no further action is taken.

If RAS\_EXTENSION is set to 0, or if none of the platform RAS handlers could resolve the External Abort, the default implementation prints an error message, and panics.

## Function: plat\_handle\_uncontainable\_ea

```
Argument : int
Argument : uint64_t
Return : void
```

This function is invoked by the RAS framework when an External Abort of Uncontainable type is received at EL3. Due to the critical nature of Uncontainable errors, the intention of this function is to initiate orderly shutdown of the system, and is not expected to return.

This function must be implemented in assembly.

The first and second parameters are the same as that of plat\_ea\_handler.

The default implementation of this function calls report\_unhandled\_exception.

## Function: plat\_handle\_double\_fault

Argument : int
Argument : uint64\_t
Return : void

This function is invoked by the RAS framework when another External Abort is received at EL3 while one is already being handled. I.e., a call to plat\_ea\_handler is outstanding. Due to its critical nature, the intention of this function is to initiate orderly shutdown of the system, and is not expected recover or return.

This function must be implemented in assembly.

The first and second parameters are the same as that of plat\_ea\_handler.

The default implementation of this function calls report\_unhandled\_exception.

## Function: plat\_handle\_el3\_ea

```
Return : void
```

This function is invoked when an External Abort is received while executing in EL3. Due to its critical nature, the intention of this function is to initiate orderly shutdown of the system, and is not expected recover or return.

This function must be implemented in assembly.

The default implementation of this function calls report\_unhandled\_exception.

# 2.7.17 Build flags

There are some build flags which can be defined by the platform to control inclusion or exclusion of certain BL stages from the FIP image. These flags need to be defined in the platform makefile which will get included by the build system.

• NEED\_BL33 By default, this flag is defined yes by the build system and BL33 build option should be supplied as a build option. The platform has the option of excluding the BL33 image in the fip image by defining this flag to no. If any of the options EL3\_PAYLOAD\_BASE or PRELOADED\_BL33\_BASE are used, this flag will be set to no automatically.

# 2.7.18 Platform include paths

Platforms are allowed to add more include paths to be passed to the compiler. The PLAT\_INCLUDES variable is used for this purpose. This is needed in particular for the file platform\_def.h.

Example:

```
PLAT_INCLUDES += -Iinclude/plat/myplat/include
```

# **2.7.19 C Library**


To avoid subtle toolchain behavioral dependencies, the header files provided by the compiler are not used. The software is built with the <code>-nostdinc</code> flag to ensure no headers are included from the toolchain inadvertently. Instead the required headers are included in the TF-A source tree. The library only contains those C library definitions required by the local implementation. If more functionality is required, the needed library functions will need to be added to the local implementation.

Some C headers have been obtained from FreeBSD and SCC, while others have been written specifically for TF-A. Some implementation files have been obtained from FreeBSD, others have been written specifically for TF-A as well. The files can be found in include/lib/libc and lib/libc.


SCC can be found in http://www.simple-cc.org/. A copy of the FreeBSD sources can be obtained from http://github.com/freebsd/freebsd.

# 2.7.20 Storage abstraction layer

In order to improve platform independence and portability a storage abstraction layer is used to load data from non-volatile platform storage. Currently storage access is only required by BL1 and BL2 phases and performed inside the load\_image() function in bl\_common.c.




It is mandatory to implement at least one storage driver. For the Arm development platforms the Firmware Image Package (FIP) driver is provided as the default means to load data from storage (see *Firmware Image Package (FIP)*). The storage layer is described in the header file include/drivers/io/io\_storage.h. The implementation of the common library is in drivers/io/io\_storage.c and the driver files are located in drivers/io/.




Each IO driver must provide io\_dev\_\* structures, as described in drivers/io/io\_driver.h. These are returned via a mandatory registration function that is called on platform initialization. The semi-hosting driver implementation in io\_semihosting.c can be used as an example.

Each platform should register devices and their drivers via the storage abstraction layer. These drivers then need to be initialized by bootloader phases as required in their respective blx\_platform\_setup() functions.



The storage abstraction layer provides mechanisms (io\_dev\_init()) to initialize storage devices before IO operations are called.



The basic operations supported by the layer include open(), close(), read(), write(), size() and seek(). Drivers do not have to implement all operations, but each platform must provide at least one driver for a device capable of supporting generic operations such as loading a bootloader image.

The current implementation only allows for known images to be loaded by the firmware. These images are specified by using their identifiers, as defined in include/plat/common/common\_def.h (or a separate header file included from there). The platform layer (plat\_get\_image\_source()) then returns a reference to a device and a driver-specific spec which will be understood by the driver to allow access to the image data.

The layer is designed in such a way that is it possible to chain drivers with other drivers. For example, file-system drivers may be implemented on top of physical block devices, both represented by IO devices with corresponding drivers. In such a case, the file-system "binding" with the block device may be deferred until the file-system device is initialised.

The abstraction currently depends on structures being statically allocated by the drivers and callers, as the system does not yet provide a means of dynamically allocating memory. This may also have the affect of limiting the amount of open resources per driver.

Copyright (c) 2013-2021, Arm Limited and Contributors. All rights reserved.

# 2.8 PSCI Library Integration guide for Armv8-A AArch32 systems

This document describes the PSCI library interface with a focus on how to integrate with a suitable Trusted OS for an Armv8-A AArch32 system. The PSCI Library implements the PSCI Standard as described in PSCI spec and is meant to be integrated with EL3 Runtime Software which invokes the PSCI Library interface appropriately. **EL3 Runtime Software** refers to software executing at the highest secure privileged mode, which is EL3 in AArch64 or Secure SVC/Monitor mode in AArch32, and provides runtime services to the non-secure world. The runtime service request is made via SMC (Secure Monitor Call) and the call must adhere to SMCCC. In AArch32, EL3 Runtime Software may additionally include Trusted OS functionality. A minimal AArch32 Secure Payload, SP-MIN, is provided in Trusted Firmware-A (TF-A) to illustrate the usage and integration of the PSCI library. The description of PSCI library interface and its integration with EL3 Runtime Software in this document is targeted towards AArch32 systems.

# 2.8.1 Generic call sequence for PSCI Library interface (AArch32)

The generic call sequence of PSCI Library interfaces (see *PSCI Library Interface*) during cold boot in AArch32 system is described below:

- 1. After cold reset, the EL3 Runtime Software performs its cold boot initialization including the PSCI library prerequisites mentioned in *PSCI Library Interface*, and also the necessary platform setup.
- 2. Call psci\_setup() in Monitor mode.
- 3. Optionally call psci\_register\_spd\_pm\_hook() to register callbacks to do bookkeeping for the EL3 Runtime Software during power management.
- 4. Call psci\_prepare\_next\_non\_secure\_ctx() to initialize the non-secure CPU context.
- 5. Get the non-secure cpu\_context\_t for the current CPU by calling cm\_get\_context(), then programming the registers in the non-secure context and exiting to non-secure world. If the EL3 Runtime Software needs additional configuration to be set for non-secure context, like routing FIQs to the secure world, the values of the registers can be modified prior to programming. See PSCI CPU context management for more details on CPU context management.

The generic call sequence of PSCI library interfaces during warm boot in AArch32 systems is described below:

- 1. After warm reset, the EL3 Runtime Software performs the necessary warm boot initialization including the PSCI library pre-requisites mentioned in *PSCI Library Interface* (Note that the Data cache **must not** be enabled).
- Call psci\_warmboot\_entrypoint() in Monitor mode. This interface initializes/restores the non-secure CPU context as well.
- 3. Do step 5 of the cold boot call sequence described above.

The generic call sequence of PSCI library interfaces on receipt of a PSCI SMC on an AArch32 system is described below:

- 1. On receipt of an SMC, save the register context as per SMCCC.
- 2. If the SMC function identifier corresponds to a SMC32 PSCI API, construct the appropriate arguments and call the psci\_smc\_handler() interface. The invocation may or may not return back to the caller depending on whether the PSCI API resulted in power down of the CPU.
- 3. If psci\_smc\_handler() returns, populate the return value in R0 (AArch32)/ X0 (AArch64) and restore other registers as per SMCCC.

# 2.8.2 PSCI CPU context management

PSCI library is in charge of initializing/restoring the non-secure CPU system registers according to PSCI specification during cold/warm boot. This is referred to as PSCI CPU Context Management. Registers that need to be preserved across CPU power down/power up cycles are maintained in cpu\_context\_t data structure. The initialization of other non-secure CPU system registers which do not require coordination with the EL3 Runtime Software is done directly by the PSCI library (see cm\_prepare\_el3\_exit()).

The EL3 Runtime Software is responsible for managing register context during switch between Normal and Secure worlds. The register context to be saved and restored depends on the mechanism used to trigger the world switch. For example, if the world switch was triggered by an SMC call, then the registers need to be saved and restored according to SMCCC. In AArch64, due to the tight integration with BL31, both BL31 and PSCI library use the same cpu\_context\_t data structure for PSCI CPU context management and register context management during world switch. This cannot be assumed for AArch32 EL3 Runtime Software since most AArch32 Trusted OSes already implement a mechanism for register context management during world switch. Hence, when the PSCI library is integrated with a AArch32 EL3 Runtime Software, the cpu\_context\_t is stripped down for just PSCI CPU context management.

During cold/warm boot, after invoking appropriate PSCI library interfaces, it is expected that the EL3 Runtime Software will query the cpu\_context\_t and write appropriate values to the corresponding system registers. This mechanism resolves 2 additional problems for AArch32 EL3 Runtime Software:

- 1. Values for certain system registers like SCR and SCTLR cannot be unilaterally determined by PSCI library and need inputs from the EL3 Runtime Software. Using cpu\_context\_t as an intermediary data store allows EL3 Runtime Software to modify the register values appropriately before programming them.
- 2. The PSCI library provides appropriate LR and SPSR values (entrypoint information) for exit into non-secure world. Using cpu\_context\_t as an intermediary data store allows the EL3 Runtime Software to store these values safely until it is ready for exit to non-secure world.

Currently the cpu\_context\_t data structure for AArch32 stores the following registers: R0 - R3, LR (R14), SCR, SPSR, SCTLR.

The EL3 Runtime Software must implement accessors to get/set pointers to CPU context cpu\_context\_t data and these are described in CPU Context management API.

# 2.8.3 PSCI Library Interface

The PSCI library implements the PSCI Specification. The interfaces to this library are declared in psci\_lib.h and are as listed below:

The CPU context data 'cpu\_context\_t' is programmed to the registers differently when PSCI is integrated with an AArch32 EL3 Runtime Software compared to when the PSCI is integrated with an AArch64 EL3 Runtime Software (BL31). For example, in the case of AArch64, there is no need to retrieve cpu\_context\_t data and program the registers as it will done implicitly as part of el3\_exit. The description below of the PSCI interfaces is targeted at integration with an AArch32 EL3 Runtime Software.

The PSCI library is responsible for initializing/restoring the non-secure world to an appropriate state after boot and may choose to directly program the non-secure system registers. The PSCI generic code takes care not to directly

modify any of the system registers affecting the secure world and instead returns the values to be programmed to these registers via cpu\_context\_t. The EL3 Runtime Software is responsible for programming those registers and can use the proposed values provided in the cpu\_context\_t, modifying the values if required.

PSCI library needs the flexibility to access both secure and non-secure copies of banked registers. Hence it needs to be invoked in Monitor mode for AArch32 and in EL3 for AArch64. The NS bit in SCR (in AArch32) or SCR\_EL3 (in AArch64) must be set to 0. Additional requirements for the PSCI library interfaces are:

- Instruction cache must be enabled
- · Both IRQ and FIQ must be masked for the current CPU
- The page tables must be setup and the MMU enabled
- The C runtime environment must be setup and stack initialized
- The Data cache must be enabled prior to invoking any of the PSCI library interfaces except for psci\_warmboot\_entrypoint(). For psci\_warmboot\_entrypoint(), if the build option HW\_ASSISTED\_COHERENCY is enabled however, data caches are expected to be enabled.

Further requirements for each interface can be found in the interface description.

## Interface : psci\_setup()

```
Argument : const psci_lib_args_t *lib_args
Return : void
```

This function is to be called by the primary CPU during cold boot before any other interface to the PSCI library. It takes lib\_args, a const pointer to psci\_lib\_args\_t, as the argument. The psci\_lib\_args\_t is a versioned structure and is declared in psci\_lib.h header as follows:

```
typedef struct psci_lib_args {
    /* The version information of PSCI Library Interface */
    param_header_t h;
    /* The warm boot entrypoint function */
    mailbox_entrypoint_t mailbox_ep;
} psci_lib_args_t;
```

The first field h, of param\_header\_t type, provides the version information. The second field mailbox\_ep is the warm boot entrypoint address and is used to configure the platform mailbox. Helper macros are provided in psci\_lib.h to construct the lib\_args argument statically or during runtime. Prior to calling the psci\_setup() interface, the platform setup for cold boot must have completed. Major actions performed by this interface are:

- Initializes architecture.
- Initializes PSCI power domain and state coordination data structures.
- Calls plat\_setup\_psci\_ops() with warm boot entrypoint mailbox\_ep as argument.
- Calls cm\_set\_context\_by\_index() (see CPU Context management API) for all the CPUs in the platform

## Interface : psci\_prepare\_next\_non\_secure\_ctx()

```
Argument : entry_point_info_t *next_image_info
Return : void
```

After psci\_setup() and prior to exit to the non-secure world, this function must be called by the EL3 Runtime Software to initialize the non-secure world context. The non-secure world entrypoint information next\_image\_info (first argument) will be used to determine the non-secure context. After this function returns, the EL3 Runtime Software must retrieve the cpu\_context\_t (using cm\_get\_context()) for the current CPU and program the registers prior to exit to the non-secure world.

## Interface : psci\_register\_spd\_pm\_hook()

```
Argument : const spd_pm_ops_t *
Return : void
```

As explained in *Secure payload power management callback*, the EL3 Runtime Software may want to perform some bookkeeping during power management operations. This function is used to register the <code>spd\_pm\_ops\_t</code> (first argument) callbacks with the PSCI library which will be called appropriately during power management. Calling this function is optional and need to be called by the primary CPU during the cold boot sequence after <code>psci\_setup()</code> has completed.

## Interface: psci smc handler()

This function is the top level handler for SMCs which fall within the PSCI service range specified in SMCCC. The function ID smc\_fid (first argument) determines the PSCI API to be called. The x1 to x4 (2nd to 5th arguments), are the values of the registers r1 - r4 (in AArch32) or x1 - x4 (in AArch64) when the SMC is received. These are the arguments to PSCI API as described in PSCI spec. The 'flags' (8th argument) is a bit field parameter and is detailed in 'smccc.h' header. It includes whether the call is from the secure or non-secure world. The cookie (6th argument) and the handle (7th argument) are not used and are reserved for future use.

The return value from this interface is the return value from the underlying PSCI API corresponding to smc\_fid. This function may not return back to the caller if PSCI API causes power down of the CPU. In this case, when the CPU wakes up, it will start execution from the warm reset address.

## Interface : psci\_warmboot\_entrypoint()

```
Argument : void
Return : void
```

This function performs the warm boot initialization/restoration as mandated by PSCI spec. For AArch32, on wakeup from power down the CPU resets to secure SVC mode and the EL3 Runtime Software must perform the prerequisite initializations mentioned at top of this section. This function must be called with Data cache disabled (unless build option HW\_ASSISTED\_COHERENCY is enabled) but with MMU initialized and enabled. The major actions performed by this function are:

- Invalidates the stack and enables the data cache.
- Initializes architecture and PSCI state coordination.
- Restores/Initializes the peripheral drivers to the required state via appropriate plat\_psci\_ops\_t hooks
- Restores the EL3 Runtime Software context via appropriate spd\_pm\_ops\_t callbacks.
- Restores/Initializes the non-secure context and populates the cpu\_context\_t for the current CPU.

Upon the return of this function, the EL3 Runtime Software must retrieve the non-secure cpu\_context\_t using cm\_get\_context() and program the registers prior to exit to the non-secure world.

# 2.8.4 EL3 Runtime Software dependencies

The PSCI Library includes supporting frameworks like context management, cpu operations (cpu\_ops) and per-cpu data framework. Other helper library functions like bakery locks and spin locks are also included in the library. The dependencies which must be fulfilled by the EL3 Runtime Software for integration with PSCI library are described below.

#### General dependencies

The PSCI library being a Multiprocessor (MP) implementation, EL3 Runtime Software must provide an SMC handling framework capable of MP adhering to SMCCC specification.

The EL3 Runtime Software must also export cache maintenance primitives and some helper utilities for assert, print and memory operations as listed below. The TF-A source tree provides implementations for all these functions but the EL3 Runtime Software may use its own implementation.

#### Functions: assert(), memcpy(), memset(), printf()

These must be implemented as described in ISO C Standard.

#### **Function:** flush\_dcache\_range()

```
Argument : uintptr_t addr, size_t size
Return : void
```

This function cleans and invalidates (flushes) the data cache for memory at address addr (first argument) address and of size size (second argument).

#### Function : inv\_dcache\_range()

```
Argument : uintptr_t addr, size_t size
Return : void
```

This function invalidates (flushes) the data cache for memory at address addr (first argument) address and of size size (second argument).

## **Function : do\_panic()**

```
Argument : void
Return : void
```

This function will be called by the PSCI library on encountering a critical failure that cannot be recovered from. This function **must not** return.

## **CPU Context management API**

The CPU context management data memory is statically allocated by PSCI library in BSS section. The PSCI library requires the EL3 Runtime Software to implement APIs to store and retrieve pointers to this CPU context data. SP-MIN demonstrates how these APIs can be implemented but the EL3 Runtime Software can choose a more optimal implementation (like dedicating the secure TPIDRPRW system register (in AArch32) for storing these pointers).

#### Function : cm\_set\_context\_by\_index()

```
Argument : unsigned int cpu_idx, void *context, unsigned int security_state
Return : void
```

This function is called during cold boot when the psci\_setup() PSCI library interface is called.

This function must store the pointer to the CPU context data, context (2nd argument), for the specified security\_state (3rd argument) and CPU identified by cpu\_idx (first argument). The security\_state will always be non-secure when called by PSCI library and this argument is retained for compatibility with BL31. The cpu\_idx will correspond to the index returned by the plat\_core\_pos\_by\_mpidr() for mpidr of the CPU.

The actual method of storing the context pointers is implementation specific. For example, SP-MIN stores the pointers in the array sp\_min\_cpu\_ctx\_ptr declared in sp\_min\_main.c.

#### Function : cm\_get\_context()

```
Argument : uint32_t security_state
Return : void *
```

This function must return the pointer to the cpu\_context\_t structure for the specified security\_state (first argument) for the current CPU. The caller must ensure that cm\_set\_context\_by\_index is called first and the appropriate context pointers are stored prior to invoking this API. The security\_state will always be non-secure when called by PSCI library and this argument is retained for compatibility with BL31.

#### Function : cm\_get\_context\_by\_index()

```
Argument : unsigned int cpu_idx, unsigned int security_state
Return : void *
```

This function must return the pointer to the cpu\_context\_t structure for the specified security\_state (second argument) for the CPU identified by cpu\_idx (first argument). The caller must ensure that cm\_set\_context\_by\_index is called first and the appropriate context pointers are stored prior to invoking this API. The security\_state will always be non-secure when called by PSCI library and this argument is retained for compatibility with BL31. The cpu\_idx will correspond to the index returned by the plat\_core\_pos\_by\_mpidr() for mpidr of the CPU.

#### **Platform API**

The platform layer abstracts the platform-specific details from the generic PSCI library. The following platform APIs/macros must be defined by the EL3 Runtime Software for integration with the PSCI library.

The mandatory platform APIs are:

- plat\_my\_core\_pos
- plat\_core\_pos\_by\_mpidr
- plat\_get\_syscnt\_freq2
- plat\_get\_power\_domain\_tree\_desc
- plat\_setup\_psci\_ops

- plat\_reset\_handler
- plat panic handler
- · plat\_get\_my\_stack

The mandatory platform macros are:

- PLATFORM CORE COUNT
- PLAT MAX PWR LVL
- PLAT\_NUM\_PWR\_DOMAINS
- CACHE\_WRITEBACK\_GRANULE
- PLAT\_MAX\_OFF\_STATE
- PLAT\_MAX\_RET\_STATE
- PLAT\_MAX\_PWR\_LVL\_STATES (optional)
- PLAT\_PCPU\_DATA\_SIZE (optional)

The details of these APIs/macros can be found in the *Porting Guide*.

All platform specific operations for power management are done via plat\_psci\_ops\_t callbacks registered by the platform when plat\_setup\_psci\_ops() API is called. The description of each of the callbacks in plat\_psci\_ops\_t can be found in PSCI section of the *Porting Guide*. If any these callbacks are not registered, then the PSCI API associated with that callback will not be supported by PSCI library.

## Secure payload power management callback

During PSCI power management operations, the EL3 Runtime Software may need to perform some bookkeeping, and PSCI library provides spd\_pm\_ops\_t callbacks for this purpose. These hooks must be populated and registered by using psci\_register\_spd\_pm\_hook() PSCI library interface.

Typical bookkeeping during PSCI power management calls include save/restore of the EL3 Runtime Software context. Also if the EL3 Runtime Software makes use of secure interrupts, then these interrupts must also be managed appropriately during CPU power down/power up. Any secure interrupt targeted to the current CPU must be disabled or re-targeted to other running CPU prior to power down of the current CPU. During power up, these interrupt can be enabled/re-targeted back to the current CPU.

```
typedef struct spd_pm_ops {
    void (*svc_on)(u_register_t target_cpu);
    int32_t (*svc_off)(u_register_t __unused);
    void (*svc_suspend)(u_register_t max_off_pwrlvl);
    void (*svc_on_finish)(u_register_t __unused);
    void (*svc_suspend_finish)(u_register_t max_off_pwrlvl);
    int32_t (*svc_migrate)(u_register_t from_cpu, u_register_t to_cpu);
    int32_t (*svc_migrate_info)(u_register_t *resident_cpu);
    void (*svc_system_off)(void);
    void (*svc_system_reset)(void);
} spd_pm_ops_t;
```

A brief description of each callback is given below:

• svc\_on, svc\_off, svc\_on\_finish

The svc\_on, svc\_off callbacks are called during PSCI\_CPU\_ON, PSCI\_CPU\_OFF APIs respectively. The svc\_on\_finish is called when the target CPU of PSCI\_CPU\_ON API powers up and executes the psci\_warmboot\_entrypoint() PSCI library interface.

svc\_suspend, svc\_suspend\_finish

The svc\_suspend callback is called during power down bu either PSCI\_SUSPEND or PSCI\_SYSTEM\_SUSPEND APIs. The svc\_suspend\_finish is called when the CPU wakes up from suspend and executes the psci\_warmboot\_entrypoint() PSCI library interface. The max\_off\_pwrlvl (first parameter) denotes the highest power domain level being powered down to or woken up from suspend.

• svc\_system\_off, svc\_system\_reset

These callbacks are called during PSCI SYSTEM OFF and PSCI SYSTEM RESET PSCI APIs respectively.

• svc\_migrate\_info

This callback is called in response to PSCI\_MIGRATE\_INFO\_TYPE or PSCI\_MIGRATE\_INFO\_UP\_CPU APIs. The return value of this callback must correspond to the return value of PSCI\_MIGRATE\_INFO\_TYPE API as described in PSCI spec. If the secure payload is a Uniprocessor (UP) implementation, then it must update the mpidr of the CPU it is resident in via resident\_cpu (first argument). The updates to resident\_cpu is ignored if the secure payload is a multiprocessor (MP) implementation.

• svc\_migrate

This callback is only relevant if the secure payload in EL3 Runtime Software is a Uniprocessor (UP) implementation and supports migration from the current CPU from\_cpu (first argument) to another CPU to\_cpu (second argument). This callback is called in response to PSCI\_MIGRATE API. This callback is never called if the secure payload is a Multiprocessor (MP) implementation.

## **CPU** operations

The CPU operations (cpu\_ops) framework implement power down sequence specific to the CPU and the details of which can be found at *CPU specific operations framework*. The TF-A tree implements the cpu\_ops for various supported CPUs and the EL3 Runtime Software needs to include the required cpu\_ops in its build. The start and end of the cpu\_ops descriptors must be exported by the EL3 Runtime Software via the \_\_CPU\_OPS\_START\_\_ and \_\_CPU\_OPS\_END\_\_ linker symbols.

The cpu\_ops descriptors also include reset sequences and may include errata workarounds for the CPU. The EL3 Runtime Software can choose to call this during cold/warm reset if it does not implement its own reset sequence/errata workarounds.

Copyright (c) 2016-2020, Arm Limited and Contributors. All rights reserved.

# 2.9 EL3 Runtime Service Writer's Guide

# 2.9.1 Introduction

This document describes how to add a runtime service to the EL3 Runtime Firmware component of Trusted Firmware-A (TF-A), BL31.

Software executing in the normal world and in the trusted world at exception levels lower than EL3 will request runtime services using the Secure Monitor Call (SMC) instruction. These requests will follow the convention described in the SMC Calling Convention PDD (SMCCC). The SMCCC assigns function identifiers to each SMC request and describes how arguments are passed and results are returned.

SMC Functions are grouped together based on the implementor of the service, for example a subset of the Function IDs are designated as "OEM Calls" (see SMCCC for full details). The EL3 runtime services framework in BL31 enables the independent implementation of services for each group, which are then compiled into the BL31 image.

This simplifies the integration of common software from Arm to support PSCI, Secure Monitor for a Trusted OS and SoC specific software. The common runtime services framework ensures that SMC Functions are dispatched to their respective service implementation - the *Firmware Design* document provides details of how this is achieved.

The interface and operation of the runtime services depends heavily on the concepts and definitions described in the SMCCC, in particular SMC Function IDs, Owning Entity Numbers (OEN), Fast and Standard calls, and the SMC32 and SMC64 calling conventions. Please refer to that document for a full explanation of these terms.

# 2.9.2 Owning Entities, Call Types and Function IDs

The SMC Function Identifier includes a OEN field. These values and their meaning are described in SMCCC and summarized in table 1 below. Some entities are allocated a range of OENs. The OEN must be interpreted in conjunction with the SMC call type, which is either *Fast* or *Yielding*. Fast calls are uninterruptible whereas Yielding calls can be pre-empted. The majority of Owning Entities only have allocated ranges for Fast calls: Yielding calls are reserved exclusively for Trusted OS providers or for interoperability with legacy 32-bit software that predates the SMCCC.

Туре	OEN	Service
Fast	0	Arm Architecture calls
Fast	1	CPU Service calls
Fast	2	SiP Service calls
Fast	3	OEM Service calls
Fast	4	Standard Service calls
Fast	5-47	Reserved for future use
Fast	48-49	Trusted Application calls
Fast	50-63	Trusted OS calls
Yielding Yielding	0- 1 2-63	Reserved <b>for</b> existing Armv7-A calls Trusted OS Standard Calls
rreruring	2 03	Trusted of Standard Caris

Table 1: Service types and their corresponding Owning Entity Numbers

Each individual entity can allocate the valid identifiers within the entity range as they need - it is not necessary to coordinate with other entities of the same type. For example, two SoC providers can use the same Function ID within the SiP Service calls OEN range to mean different things - as these calls should be specific to the SoC. The Standard Runtime Calls OEN is used for services defined by Arm standards, such as PSCI.

The SMC Function ID also indicates whether the call has followed the SMC32 calling convention, where all parameters are 32-bit, or the SMC64 calling convention, where the parameters are 64-bit. The framework identifies and rejects invalid calls that use the SMC64 calling convention but that originate from an AArch32 caller.

The EL3 runtime services framework uses the call type and OEN to identify a specific handler for each SMC call, but it is expected that an individual handler will be responsible for all SMC Functions within a given service type.

## 2.9.3 Getting started

TF-A has a services directory in the source tree under which each owning entity can place the implementation of its runtime service. The PSCI implementation is located here in the lib/psci directory.

Runtime service sources will need to include the runtime\_svc.h header file.

# 2.9.4 Registering a runtime service

A runtime service is registered using the DECLARE\_RT\_SVC() macro, specifying the name of the service, the range of OENs covered, the type of service and initialization and call handler functions.

```
#define DECLARE_RT_SVC(_name, _start, _end, _type, _setup, _smch)
```

- \_name is used to identify the data structure declared by this macro, and is also used for diagnostic purposes
- \_start and \_end values must be based on the OEN\_\* values defined in smccc.h
- \_type must be one of SMC\_TYPE\_FAST or SMC\_TYPE\_YIELD
- \_setup is the initialization function with the rt\_svc\_init signature:

```
typedef int32_t (*rt_svc_init)(void);
```

• \_smch is the SMC handler function with the rt\_svc\_handle signature:

Details of the requirements and behavior of the two callbacks is provided in the following sections.

During initialization the services framework validates each declared service to ensure that the following conditions are met:

- 1. The \_start OEN is not greater than the \_end OEN
- 2. The \_end OEN does not exceed the maximum OEN value (63)
- 3. The \_type is one of SMC\_TYPE\_FAST or SMC\_TYPE\_YIELD
- 4. \_setup and \_smch routines have been specified

std\_svc\_setup.c provides an example of registering a runtime service:

# 2.9.5 Initializing a runtime service

Runtime services are initialized once, during cold boot, by the primary CPU after platform and architectural initialization is complete. The framework performs basic validation of the declared service before calling the service initialization function (\_setup in the declaration). This function must carry out any essential EL3 initialization prior to receiving a SMC Function call via the handler function.

On success, the initialization function must return 0. Any other return value will cause the framework to issue a diagnostic:

```
Error initializing runtime service <name of the service>
```

and then ignore the service - the system will continue to boot but SMC calls will not be passed to the service handler and instead return the *Unknown SMC Function ID* result <code>0xFFFFFFFF</code>.

If the system must not be allowed to proceed without the service, the initialization function must itself cause the firmware boot to be halted.

If the service uses per-CPU data this must either be initialized for all CPUs during this call, or be done lazily when a CPU first issues an SMC call to that service.

# 2.9.6 Handling runtime service requests

SMC calls for a service are forwarded by the framework to the service's SMC handler function (\_smch in the service declaration). This function must have the following signature:

The handler is responsible for:

1. Determining that smc\_fid is a valid and supported SMC Function ID, otherwise completing the request with the *Unknown SMC Function ID*:

```
SMC_RET1(handle, SMC_UNK);
```

2. Determining if the requested function is valid for the calling security state. SMC Calls can be made from both the normal and trusted worlds and the framework will forward all calls to the service handler.

The flags parameter to this function indicates the caller security state in bit[0], where a value of 1 indicates a non-secure caller. The is\_caller\_secure(flags) and is\_caller\_non\_secure(flags) can be used to test this condition.

If invalid, the request should be completed with:

```
SMC_RET1(handle, SMC_UNK);
```

3. Truncating parameters for calls made using the SMC32 calling convention. Such calls can be determined by checking the CC field in bit[30] of the smc\_fid parameter, for example by using:

```
if (GET_SMC_CC(smc_fid) == SMC_32) ...
```

For such calls, the upper bits of the parameters x1-x4 and the saved parameters X5-X7 are UNDEFINED and must be explicitly ignored by the handler. This can be done by truncating the values to a suitable 32-bit integer type before use, for example by ensuring that functions defined to handle individual SMC Functions use appropriate 32-bit parameters.

4. Providing the service requested by the SMC Function, utilizing the immediate parameters x1-x4 and/or the additional saved parameters X5-X7. The latter can be retrieved using the SMC\_GET\_GP(handle, ref) function, supplying the appropriate CTX\_GPREG\_Xn reference, e.g.

```
uint64_t x6 = SMC_GET_GP(handle, CTX_GPREG_X6);
```

5. Implementing the standard SMC32 Functions that provide information about the implementation of the service. These are the Call Count, Implementor UID and Revision Details for each service documented in section 6 of the SMCCC.

TF-A expects owning entities to follow this recommendation.

6. Returning the result to the caller. Based on SMCCC spec, results are returned in W0-W7(X0-X7) registers for SMC32(SMC64) calls from AArch64 state. Results are returned in R0-R7 registers for SMC32 calls from AArch32 state. The framework provides a family of macros to set the multi-register return value and complete the handler:

```
AArch64 state:
SMC_RET1(handle, x0);
SMC_RET2(handle, x0, x1);
SMC_RET3(handle, x0, x1, x2);
SMC_RET4(handle, x0, x1, x2, x3);
SMC_RET5(handle, x0, x1, x2, x3, x4);
SMC_RET6(handle, x0, x1, x2, x3, x4, x5);
SMC_RET7(handle, x0, x1, x2, x3, x4, x5, x6);
SMC_RET8(handle, x0, x1, x2, x3, x4, x5, x6, x7);
AArch32 state:
SMC_RET1(handle, r0);
SMC RET2(handle, r0, r1):
SMC_RET3(handle, r0, r1, r2);
SMC_RET4(handle, r0, r1, r2, r3);
SMC_RET5(handle, r0, r1, r2, r3, r4);
SMC_RET6(handle, r0, r1, r2, r3, r4, r5);
SMC_RET7(handle, r0, r1, r2, r3, r4, r5, r6);
SMC_RET8(handle, r0, r1, r2, r3, r4, r5, r6, r7);
```

The cookie parameter to the handler is reserved for future use and can be ignored. The handle is returned by the SMC handler - completion of the handler function must always be via one of the SMC\_RETn() macros.

Note: The PSCI and Test Secure-EL1 Payload Dispatcher services do not follow all of the above requirements yet.

### 2.9.7 Services that contain multiple sub-services

It is possible that a single owning entity implements multiple sub-services. For example, the Standard calls service handles 0x84000000-0x8400FFFF and 0xC4000000-0xC400FFFF functions. Within that range, the PSCI service handles the 0x84000000-0x8400001F and 0xC4000000-0xC400001F functions. In that respect, PSCI is a 'sub-service' of the Standard calls service. In future, there could be additional such sub-services in the Standard calls service which perform independent functions.

In this situation it may be valuable to introduce a second level framework to enable independent implementation of subservices. Such a framework might look very similar to the current runtime services framework, but using a different part of the SMC Function ID to identify the sub-service. TF-A does not provide such a framework at present.

## 2.9.8 Secure-EL1 Payload Dispatcher service (SPD)

Services that handle SMC Functions targeting a Trusted OS, Trusted Application, or other Secure-EL1 Payload are special. These services need to manage the Secure-EL1 context, provide the *Secure Monitor* functionality of switching between the normal and secure worlds, deliver SMC Calls through to Secure-EL1 and generally manage the Secure-EL1 Payload through CPU power-state transitions.

TODO: Provide details of the additional work required to implement a SPD and the BL31 support for these services. Or a reference to the document that will provide this information....

Copyright (c) 2014-2020, Arm Limited and Contributors. All rights reserved.

Copyright (c) 2019, Arm Limited. All rights reserved.

**CHAPTER** 

THREE

### **PROCESSES & POLICIES**

# 3.1 Security Handling

# 3.1.1 Security Disclosures

We disclose all security vulnerabilities we find, or are advised about, that are relevant to Trusted Firmware-A. We encourage responsible disclosure of vulnerabilities and inform users as best we can about all possible issues.

We disclose TF-A vulnerabilities as Security Advisories, all of which are listed at the bottom of this page. Any new ones will, additionally, be announced as issues in the project's issue tracker with the security-advisory tag. You can receive notification emails for these by watching the "Trusted Firmware-A" project at https://developer.trustedfirmware.org/.

# 3.1.2 Found a Security Issue?

Although we try to keep TF-A secure, we can only do so with the help of the community of developers and security researchers.

**Warning:** If you think you have found a security vulnerability, please **do not** report it in the issue tracker or on the mailing list. Instead, please follow the TrustedFirmware.org security incident process.

One of the goals of this process is to ensure providers of products that use TF-A have a chance to consider the implications of the vulnerability and its remedy before it is made public. As such, please follow the disclosure plan outlined in the process. We do our best to respond and fix any issues quickly.

Afterwards, we encourage you to write-up your findings about the TF-A source code.

#### 3.1.3 Attribution

We will name and thank you in the *Change Log & Release Notes* distributed with the source code and in any published security advisory.

### 3.1.4 Security Advisories

ID	Title
Advisory TFV-1 (CVE-2016-10319)	Malformed Firmware Update SMC can result in copy of unexpectedly
	large data into secure memory
Advisory TFV-2 (CVE-2017-7564)	Enabled secure self-hosted invasive debug interface can allow normal
	world to panic secure world
Advisory TFV-3 (CVE-2017-7563)	RO memory is always executable at AArch64 Secure EL1
Advisory TFV-4 (CVE-2017-9607)	Malformed Firmware Update SMC can result in copy or authentication
	of unexpected data in secure memory in AArch32 state
Advisory TFV-5 (CVE-2017-15031)	Not initializing or saving/restoring PMCR_EL0 can leak secure world
	timing information
Advisory TFV-6 (CVE-2017-5753,	Trusted Firmware-A exposure to speculative processor vulnerabilities
CVE-2017-5715, CVE-2017-5754)	using cache timing side-channels
Advisory TFV-7 (CVE-2018-3639)	Trusted Firmware-A exposure to cache speculation vulnerability Variant
	4
Advisory TFV-8 (CVE-2018-19440)	Not saving x0 to x3 registers can leak information from one Normal
	World SMC client to another

Copyright (c) 2019-2020, Arm Limited. All rights reserved.

# 3.2 Platform Compatibility Policy

### 3.2.1 Introduction

This document clarifies the project's policy around compatibility for upstream platforms.

# 3.2.2 Platform compatibility policy

Platform compatibility is mainly affected by changes to Platform APIs (as documented in the *Porting Guide*), driver APIs (like the GICv3 drivers) or library interfaces (like xlat\_table library). The project will try to maintain compatibility for upstream platforms. Due to evolving requirements and enhancements, there might be changes affecting platform compatibility which means the previous interface needs to be deprecated and a new interface introduced to replace it. In case the migration to the new interface is trivial, the contributor of the change is expected to make good effort to migrate the upstream platforms to the new interface.

The deprecated interfaces are listed inside *Release Processes* as well as the release after which each one will be removed. When an interface is deprecated, the page must be updated to indicate the release after which the interface will be removed. This must be at least 1 full release cycle in future. For non-trivial interface changes, an email should be sent out to the TF-A public mailing list to notify platforms that they should migrate away from the deprecated interfaces. Platforms are expected to migrate before the removal of the deprecated interface.

Copyright (c) 2018-2019, Arm Limited and Contributors. All rights reserved.

# 3.3 Coding Style

The following sections outline the TF-A coding style for C code. The style is based on the Linux kernel coding style, with a few modifications.

The style should not be considered *set in stone*. Feel free to provide feedback and suggestions.

**Note:** You will almost certainly find code in the *TF-A* repository that does not follow the style. The intent is for all code to do so eventually.

## 3.3.1 File Encoding

The source code must use the **UTF-8** character encoding. Comments and documentation may use non-ASCII characters when required (e.g. Greek letters used for units) but code itself is still limited to ASCII characters.

Newlines must be in **Unix** style, which means that only the Line Feed (LF) character is used to break a line and reset to the first column.

### 3.3.2 Language

The primary language for comments and naming must be International English. In cases where there is a conflict between the American English and British English spellings of a word, the American English spelling is used.

Exceptions are made when referring directly to something that does not use international style, such as the name of a company. In these cases the existing name should be used as-is.

### 3.3.3 C Language Standard

The C language mode used for TF-A is *GNU99*. This is the "GNU dialect of ISO C99", which implies the *ISO C99* standard with GNU extensions.

Both GCC and Clang compiler toolchains have support for *GNU99* mode, though Clang does lack support for a small number of GNU extensions. These missing extensions are rarely used, however, and should not pose a problem.

# 3.3.4 MISRA Compliance

TF-A attempts to comply with the MISRA C:2012 Guidelines. Coverity Static Analysis is used to regularly generate a report of current MISRA defects and to prevent the addition of new ones.

It is not possible for the project to follow all MISRA guidelines. We maintain a spreadsheet that lists all rules and directives and whether we aim to comply with them or not. A rationale is given for each deviation.

**Note:** Enforcing a rule does not mean that the codebase is free of defects of that rule, only that they would ideally be removed.

**Note:** Third-party libraries are not considered in our MISRA analysis and we do not intend to modify them to make them MISRA compliant.

3.3. Coding Style 109

### 3.3.5 Indentation

Use **tabs** for indentation. The use of spaces for indentation is forbidden except in the case where a term is being indented to a boundary that cannot be achieved using tabs alone.

Tab spacing should be set to 8 characters.

Trailing whitespace is not allowed and must be trimmed.

## 3.3.6 Spacing

Single spacing should be used around most operators, including:

- Arithmetic operators (+, -, /, \*)
- Assignment operators (=, +=, etc)
- Boolean operators (&&, ||)
- Comparison operators (<, >, ==, etc)

A space should also be used to separate parentheses and braces when they are not already separated by a newline, such as for the if statement in the following example:

```
int function_foo(bool bar)
{
    if (bar) {
       function_baz();
    }
}
```

Note that there is no space between the name of a function and the following parentheses.

Control statements (if, for, switch, while, etc) must be separated from the following open parenthesis by a single space. The previous example illustrates this for an if statement.

## 3.3.7 Line Length

Line length *should* be at most **80 characters**. This limit does not include non-printing characters such as the line feed.

This rule is a *should*, not a must, and it is acceptable to exceed the limit **slightly** where the readability of the code would otherwise be significantly reduced. Use your judgement in these cases.

### 3.3.8 Blank Lines

Functions are usually separated by a single blank line. In certain cases it is acceptable to use additional blank lines for clarity, if required.

The file must end with a single newline character. Many editors have the option to insert this automatically and to trim multiple blank lines at the end of the file.

### **3.3.9 Braces**

### **Opening Brace Placement**

Braces follow the **Kernighan and Ritchie** (**K&R**) style, where the opening brace is **not** placed on a new line.

Example for a while loop:

```
while (condition) {
    foo();
    bar();
}
```

This style applies to all blocks except for functions which, following the Linux style, **do** place the opening brace on a new line.

Example for a function:

```
int my_function(void)
{
   int a;
   a = 1;
   return a;
}
```

#### **Conditional Statement Bodies**

Where conditional statements (such as if, for, while and do) are used, braces must be placed around the statements that form the body of the conditional. This is the case regardless of the number of statements in the body.

**Note:** This is a notable departure from the Linux coding style that has been adopted to follow MISRA guidelines more closely and to help prevent errors.

For example, use the following style:

```
if (condition) {
    foo++;
}
```

instead of omitting the optional braces around a single statement:

```
/* This is violating MISRA C 2012: Rule 15.6 */
if (condition)
   foo++;
```

The reason for this is to prevent accidental changes to control flow when modifying the body of the conditional. For example, at a quick glance it is easy to think that the value of bar is only incremented if condition evaluates to true but this is not the case - bar will always be incremented regardless of the condition evaluation. If the developer forgets to add braces around the conditional body when adding the bar++; statement then the program execution will not proceed as intended.

3.3. Coding Style

```
/* This is violating MISRA C 2012: Rule 15.6 */
if (condition)
   foo++;
   bar++;
```

### 3.3.10 Naming

### **Functions**

Use lowercase for function names, separating multiple words with an underscore character (\_). This is sometimes referred to as *Snake Case*. An example is given below:

```
void bl2_arch_setup(void)
{
    ...
}
```

#### **Local Variables and Parameters**

Local variables and function parameters use the same format as function names: lowercase with underscore separation between multiple words. An example is given below:

### **Preprocessor Macros**

Identifiers that are defined using preprocessor macros are written in all uppercase text.

```
#define BUFFER_SIZE_BYTES 64
```

### 3.3.11 Function Attributes

Place any function attributes after the function type and before the function name.

```
void __init plat_arm_interconnect_init(void);
```

# 3.3.12 Alignment

Alignment should be performed primarily with tabs, adding spaces if required to achieve a granularity that is smaller than the tab size. For example, with a tab size of eight columns it would be necessary to use one tab character and two spaces to indent text by ten columns.

### **Switch Statement Alignment**

When using switch statements, align each case statement with the switch so that they are in the same column.

```
switch (condition) {
    case A:
        foo();
    case B:
        bar();
    default:
        baz();
}
```

### **Pointer Alignment**

The reference and dereference operators (ampersand and *pointer star*) must be aligned with the name of the object on which they are operating, as opposed to the type of the object.

```
uint8_t *foo;
foo = &bar;
```

#### 3.3.13 Comments

The general rule for comments is that the double-slash style of comment (//) is not allowed. Examples of the allowed comment formats are shown below:

```
/*

* This example illustrates the first allowed style for multi-line comments.

*

* Blank lines within multi-lines are allowed when they add clarity or when

* they separate multiple contexts.

*

*/
```

3.3. Coding Style 113

```
/* Single line comments can use this format */
```

### 3.3.14 Headers and inclusion

### **Header guards**

For a header file called "some\_driver.h" the style used by *TF-A* is:

```
#ifndef SOME_DRIVER_H
#define SOME_DRIVER_H
<header content>
#endif /* SOME_DRIVER_H */
```

#### Include statement ordering

All header files that are included by a source file must use the following, grouped ordering. This is to improve readability (by making it easier to quickly read through the list of headers) and maintainability.

- 1. System includes: Header files from the standard C library, such as stddef.h and string.h.
- 2. Project includes: Header files under the include/ directory within TF-A are project includes.
- 3. *Platform* includes: Header files relating to a single, specific platform, and which are located under the plat/ <platform\_name> directory within *TF-A*, are *platform* includes.

Within each group, #include statements must be in alphabetical order, taking both the file and directory names into account.

Groups must be separated by a single blank line for clarity.

The example below illustrates the ordering rules using some contrived header file names; this type of name reuse should be otherwise avoided.

```
#include <string.h>
#include <a_dir/example/a_header.h>
#include <a_dir/example/b_header.h>
#include <a_dir/test/a_header.h>
#include <b_dir/example/a_header.h>
#include "a_header.h"
#include "a_header.h"
```

#### Include statement variants

Two variants of the #include directive are acceptable in the *TF-A* codebase. Correct use of the two styles improves readability by suggesting the location of the included header and reducing ambiguity in cases where generic and platform-specific headers share a name.

For header files that are in the same directory as the source file that is including them, use the "..." variant.

For header files that are **not** in the same directory as the source file that is including them, use the <...> variant.

Example (bl1\_fwu.c):

```
#include <assert.h>
#include <errno.h>
#include <string.h>
#include "bl1_private.h"
```

### 3.3.15 Typedefs

#### Avoid anonymous typedefs of structs/enums in headers

For example, the following definition:

```
typedef struct {
    int arg1;
    int arg2;
} my_struct_t;
```

is better written as:

```
struct my_struct {
    int arg1;
    int arg2;
};
```

This allows function declarations in other header files that depend on the struct/enum to forward declare the struct/enum instead of including the entire header:

```
struct my_struct;
void my_func(struct my_struct *arg);
```

instead of:

```
#include <my_struct.h>
void my_func(my_struct_t *arg);
```

Some TF definitions use both a struct/enum name **and** a typedef name. This is discouraged for new definitions as it makes it difficult for TF to comply with MISRA rule 8.3, which states that "All declarations of an object or function shall use the same names and type qualifiers".

The Linux coding standards also discourage new typedefs and checkpatch emits a warning for this.

Existing typedefs will be retained for compatibility.

Copyright (c) 2020, Arm Limited. All rights reserved.

3.3. Coding Style 115

# 3.4 Coding Guidelines

This document provides some additional guidelines to consider when writing *TF-A* code. These are not intended to be strictly-enforced rules like the contents of the *Coding Style*.

### 3.4.1 Automatic Editor Configuration

Many of the rules given below (such as indentation size, use of tabs, and newlines) can be set automatically using the EditorConfig configuration file in the root of the repository: .editorconfig. With a supported editor, the rules set out in this file can be automatically applied when you are editing files in the *TF-A* repository.

Several editors include built-in support for EditorConfig files, and many others support its functionality through plugins.

Use of the EditorConfig file is suggested but is not required.

### 3.4.2 Automatic Compliance Checking

To assist with coding style compliance, the project Makefile contains two targets which both utilise the *checkpatch.pl* script that ships with the Linux source tree. The project also defines certain *checkpatch* options in the .checkpatch. conf file in the top-level directory.

**Note:** Checkpatch errors will gate upstream merging of pull requests. Checkpatch warnings will not gate merging but should be reviewed and fixed if possible.

To check the entire source tree, you must first download copies of checkpatch.pl, spelling.txt and const\_structs.checkpatch available in the Linux master tree *scripts* directory, then set the CHECKPATCH environment variable to point to checkpatch.pl (with the other 2 files in the same directory) and build the *checkcodebase* target:

make CHECKPATCH=<path-to-linux>/linux/scripts/checkpatch.pl checkcodebase

To just check the style on the files that differ between your local branch and the remote master, use:

make CHECKPATCH=<path-to-linux>/linux/scripts/checkpatch.pl checkpatch

If you wish to check your patch against something other than the remote master, set the BASE\_COMMIT variable to your desired branch. By default, BASE\_COMMIT is set to origin/master.

#### **Ignored Checkpatch Warnings**

Some checkpatch warnings in the TF codebase are deliberately ignored. These include:

- \*\*WARNING: line over 80 characters\*\*: Although the codebase should generally conform to the 80 character limit this is overly restrictive in some cases.
- \*\*WARNING: Use of volatile is usually wrong: see Why the "volatile" type class should not be used . Although this document contains some very useful information, there are several legimate uses of the volatile keyword within the TF codebase.

### 3.4.3 Performance considerations

### Avoid printf and use logging macros

debug.h provides logging macros (for example, WARN and ERROR) which wrap tf\_log and which allow the logging call to be compiled-out depending on the make command. Use these macros to avoid print statements being compiled unconditionally into the binary.

Each logging macro has a numerical log level:

```
#define LOG_LEVEL_NONE 0
#define LOG_LEVEL_ERROR 10
#define LOG_LEVEL_NOTICE 20
#define LOG_LEVEL_WARNING 30
#define LOG_LEVEL_INFO 40
#define LOG_LEVEL_VERBOSE 50
```

By default, all logging statements with a log level <= LOG\_LEVEL\_INFO will be compiled into debug builds and all statements with a log level <= LOG\_LEVEL\_NOTICE will be compiled into release builds. This can be overridden from the command line or by the platform makefile (although it may be necessary to clean the build directory first).

For example, to enable VERBOSE logging on FVP:

```
make PLAT=fvp LOG_LEVEL=50 all
```

#### Use const data where possible

For example, the following code:

```
struct my_struct {
        int arg1;
        int arg2;
};

void init(struct my_struct *ptr);

void main(void)
{
        struct my_struct x;
        x.arg1 = 1;
        x.arg2 = 2;
        init(&x);
}
```

is better written as:

```
struct my_struct {
    int arg1;
    int arg2;
};

void init(const struct my_struct *ptr);

void main(void)
```

(continues on next page)

(continued from previous page)

```
{
    const struct my_struct x = { 1, 2 };
    init(&x);
}
```

This allows the linker to put the data in a read-only data section instead of a writeable data section, which may result in a smaller and faster binary. Note that this may require dependent functions (init() in the above example) to have const arguments, assuming they don't need to modify the data.

### 3.4.4 Libc functions that are banned or to be used with caution

Below is a list of functions that present security risks and either must not be used (Banned) or are discouraged from use and must be used with care (Caution).

libc function	Status	Comments
strcpy, wcscpy, strncpy	Banned	use strlcpy instead
strcat, wcscat, strncat	Banned	use strlcat instead
sprintf, vsprintf	Banned	use snprintf, vsnprintf instead
snprintf	Caution	ensure result fits in buffer i.e : snprintf(buf,size) < size
vsnprintf	Caution	inspect va_list match types specified in format string
strtok	Banned	use strtok_r or strsep instead
strtok_r, strsep	Caution	inspect for terminated input buffer
ato*	Banned	use equivalent strto* functions
*toa	Banned	Use snprintf instead

The *libc* component in the codebase will not add support for the banned APIs.

### 3.4.5 Error handling and robustness

#### Using CASSERT to check for compile time data errors

Where possible, use the CASSERT macro to check the validity of data known at compile time instead of checking validity at runtime, to avoid unnecessary runtime code.

For example, this can be used to check that the assembler's and compiler's views of the size of an array is the same.

```
#include <cassert.h>
define MY_STRUCT_SIZE 8 /* Used by assembler source files */
struct my_struct {
    uint32_t arg1;
    uint32_t arg2;
};
CASSERT(MY_STRUCT_SIZE == sizeof(struct my_struct), assert_my_struct_size_mismatch);
```

If MY\_STRUCT\_SIZE in the above example were wrong then the compiler would emit an error like this:

```
my_struct.h:10:1: error: size of array 'assert_my_struct_size_mismatch' is negative
```

### Using assert() to check for programming errors

In general, each secure world TF image (BL1, BL2, BL31 and BL32) should be treated as a tightly integrated package; the image builder should be aware of and responsible for all functionality within the image, even if code within that image is provided by multiple entities. This allows us to be more aggressive in interpreting invalid state or bad function arguments as programming errors using assert(), including arguments passed across platform porting interfaces. This is in contrast to code in a Linux environment, which is less tightly integrated and may attempt to be more defensive by passing the error back up the call stack.

Where possible, badly written TF code should fail early using assert(). This helps reduce the amount of untested conditional code. By default these statements are not compiled into release builds, although this can be overridden using the ENABLE\_ASSERTIONS build flag.

#### Examples:

- Bad argument supplied to library function
- Bad argument provided by platform porting function
- Internal secure world image state is inconsistent

#### Handling integration errors

Each secure world image may be provided by a different entity (for example, a Trusted Boot vendor may provide the BL2 image, a TEE vendor may provide the BL32 image and the OEM/SoC vendor may provide the other images).

An image may contain bugs that are only visible when the images are integrated. The system integrator may not even have access to the debug variants of all the images in order to check if asserts are firing. For example, the release variant of BL1 may have already been burnt into the SoC. Therefore, TF code that detects an integration error should \_not\_ consider this a programming error, and should always take action, even in release builds.

If an integration error is considered non-critical it should be treated as a recoverable error. If the error is considered critical it should be treated as an unexpected unrecoverable error.

#### Handling recoverable errors

The secure world **must not** crash when supplied with bad data from an external source. For example, data from the normal world or a hardware device. Similarly, the secure world **must not** crash if it detects a non-critical problem within itself or the system. It must make every effort to recover from the problem by emitting a WARN message, performing any necessary error handling and continuing.

#### Examples:

- Secure world receives SMC from normal world with bad arguments.
- Secure world receives SMC from normal world at an unexpected time.
- BL31 receives SMC from BL32 with bad arguments.
- BL31 receives SMC from BL32 at unexpected time.
- Secure world receives recoverable error from hardware device. Retrying the operation may help here.
- Non-critical secure world service is not functioning correctly.
- BL31 SPD discovers minor configuration problem with corresponding SP.

### Handling unrecoverable errors

In some cases it may not be possible for the secure world to recover from an error. This situation should be handled in one of the following ways:

- 1. If the unrecoverable error is unexpected then emit an ERROR message and call panic(). This will end up calling the platform-specific function plat\_panic\_handler().
- 2. If the unrecoverable error is expected to occur in certain circumstances, then emit an ERROR message and call the platform-specific function plat\_error\_handler().

Cases 1 and 2 are subtly different. A platform may implement plat\_panic\_handler and plat\_error\_handler in the same way (for example, by waiting for a secure watchdog to time-out or by invoking an interface on the platform's power controller to reset the platform). However, plat\_error\_handler may take additional action for some errors (for example, it may set a flag so the platform resets into a different mode). Also, plat\_panic\_handler() may implement additional debug functionality (for example, invoking a hardware breakpoint).

Examples of unexpected unrecoverable errors:

- BL32 receives an unexpected SMC response from BL31 that it is unable to recover from.
- BL31 Trusted OS SPD code discovers that BL2 has not loaded the corresponding Trusted OS, which is critical for platform operation.
- · Secure world discovers that a critical hardware device is an unexpected and unrecoverable state.
- Secure world receives an unexpected and unrecoverable error from a critical hardware device.
- Secure world discovers that it is running on unsupported hardware.

Examples of expected unrecoverable errors:

- BL1/BL2 fails to load the next image due to missing/corrupt firmware on disk.
- BL1/BL2 fails to authenticate the next image due to an invalid certificate.
- Secure world continuously receives recoverable errors from a hardware device but is unable to proceed without a valid response.

### Handling critical unresponsiveness

If the secure world is waiting for a response from an external source (for example, the normal world or a hardware device) which is critical for continued operation, it must not wait indefinitely. It must have a mechanism (for example, a secure watchdog) for resetting itself and/or the external source to prevent the system from executing in this state indefinitely.

#### Examples:

- BL1 is waiting for the normal world to raise an SMC to proceed to the next stage of the secure firmware update process.
- A Trusted OS is waiting for a response from a proxy in the normal world that is critical for continued operation.
- Secure world is waiting for a hardware response that is critical for continued operation.

# 3.4.6 Use of built-in C and libc data types

The *TF-A* codebase should be kept as portable as possible, especially since both 64-bit and 32-bit platforms are supported. To help with this, the following data type usage guidelines should be followed:

- Where possible, use the built-in C data types for variable storage (for example, char, int, long long, etc) instead of the standard C99 types. Most code is typically only concerned with the minimum size of the data stored, which the built-in C types guarantee.
- Avoid using the exact-size standard *C99* types in general (for example, uint16\_t, uint32\_t, uint64\_t, etc) since they can prevent the compiler from making optimizations. There are legitimate uses for them, for example to represent data of a known structure. When using them in struct definitions, consider how padding in the struct will work across architectures. For example, extra padding may be introduced in *AArch32* systems if a struct member crosses a 32-bit boundary.
- Use int as the default integer type it's likely to be the fastest on all systems. Also this can be assumed to be 32-bit as a consequence of the Procedure Call Standard for the Arm Architecture and the Procedure Call Standard for the Arm 64-bit Architecture.
- Avoid use of short as this may end up being slower than int in some systems. If a variable must be exactly 16-bit, use int16\_t or uint16\_t.
- Avoid use of long. This is guaranteed to be at least 32-bit but, given that *int* is 32-bit on Arm platforms, there is no use for it. For integers of at least 64-bit, use long long.
- Use char for storing text. Use uint8\_t for storing other 8-bit data.
- Use unsigned for integers that can never be negative (counts, indices, sizes, etc). TF intends to comply with MISRA "essential type" coding rules (10.X), where signed and unsigned types are considered different essential types. Choosing the correct type will aid this. MISRA static analysers will pick up any implicit signed/unsigned conversions that may lead to unexpected behaviour.
- For pointer types:
  - If an argument in a function declaration is pointing to a known type then simply use a pointer to that type (for example: struct my\_struct \*).
  - If a variable (including an argument in a function declaration) is pointing to a general, memory-mapped address, an array of pointers or another structure that is likely to require pointer arithmetic then use uintptr\_t. This will reduce the amount of casting required in the code. Avoid using unsigned long or unsigned long for this purpose; it may work but is less portable.
  - For other pointer arguments in a function declaration, use void \*. This includes pointers to types that are abstracted away from the known API and pointers to arbitrary data. This allows the calling function to pass a pointer argument to the function without any explicit casting (the cast to void \* is implicit). The function implementation can then do the appropriate casting to a specific type.
  - Avoid pointer arithmetic generally (as this violates MISRA C 2012 rule 18.4) and especially on void pointers (as this is only supported via language extensions and is considered non-standard). In TF-A, setting the W build flag to W=3 enables the -Wpointer-arith compiler flag and this will emit warnings where pointer arithmetic is used.
  - Use ptrdiff\_t to compare the difference between 2 pointers.
- Use size\_t when storing the sizeof() something.
- Use ssize\_t when returning the sizeof() something from a function that can also return an error code; the signed type allows for a negative return code in case of error. This practice should be used sparingly.
- Use u\_register\_t when it's important to store the contents of a register in its native size (32-bit in *AArch32* and 64-bit in *AArch64*). This is not a standard *C99* type but is widely available in libc implementations, including the FreeBSD version included with the TF codebase. Where possible, cast the variable to a more appropriate type

before interpreting the data. For example, the following struct in ep\_info.h could use this type to minimize the storage required for the set of registers:

```
typedef struct aapcs64_params {
    u_register_t arg0;
    u_register_t arg1;
    u_register_t arg2;
    u_register_t arg3;
    u_register_t arg4;
    u_register_t arg5;
    u_register_t arg6;
    u_register_t arg7;
} aapcs64_params_t;
```

If some code wants to operate on arg0 and knows that it represents a 32-bit unsigned integer on all systems, cast it to unsigned int.

These guidelines should be updated if additional types are needed.

### 3.4.7 Favor C language over assembly language

Generally, prefer code written in C over assembly. Assembly code is less portable, harder to understand, maintain and audit security wise. Also, static analysis tools generally don't analyze assembly code.

There are, however, legitimate uses of assembly language. These include:

- Early boot code executed before the C runtime environment is setup.
- Exception handling code.
- Low-level code where the exact sequence of instructions executed on the CPU matters, such as CPU reset sequences.
- Low-level code where specific system-level instructions must be used, such as cache maintenance operations.

Copyright (c) 2020, Arm Limited and Contributors. All rights reserved.

### 3.5 Contributor's Guide

### 3.5.1 Getting Started

- Make sure you have a Github account and you are logged on both developer.trustedfirmware.org and review.trustedfirmware.org.
- If you plan to contribute a major piece of work, it is usually a good idea to start a discussion around it on the mailing list. This gives everyone visibility of what is coming up, you might learn that somebody else is already working on something similar or the community might be able to provide some early input to help shaping the design of the feature.

If you intend to include Third Party IP in your contribution, please mention it explicitly in the email thread and ensure that the changes that include Third Party IP are made in a separate patch (or patch series).

- Clone Trusted Firmware-A on your own machine as described in Getting the TF-A Source.
- Create a local topic branch based on the Trusted Firmware-A master branch.

### 3.5.2 Making Changes

- Make commits of logical units. See these general Git guidelines for contributing to a project.
- Ensure your commit messages comply with the Conventional Commits specification:

```
<type>[optional scope]: <description>
[optional body]
[optional footer(s)]
```

You can use the tooling installed by the optional steps in the *prerequisites* guide to validate this locally.

- Keep the commits on topic. If you need to fix another bug or make another enhancement, please address it on a separate topic branch.
- Split the patch in manageable units. Small patches are usually easier to review so this will speed up the review process.
- Avoid long commit series. If you do have a long series, consider whether some commits should be squashed together or addressed in a separate topic.
- Ensure that each commit in the series has at least one Signed-off-by: line, using your real name and email address. The names in the Signed-off-by: and Commit: lines must match. By adding this line the contributor certifies the contribution is made under the terms of the Developer Certificate of Origin.

There might be multiple Signed-off-by: lines, depending on the history of the patch.

More details may be found in the Gerrit Signed-off-by Lines guidelines.

• Ensure that each commit also has a unique Change-Id: line. If you have cloned the repository with the "Clone with commit-msg hook" clone method (following the *Prerequisites* document), this should already be the case.

More details may be found in the Gerrit Change-Ids documentation.

• Write informative and comprehensive commit messages. A good commit message provides all the background information needed for reviewers to understand the intent and rationale of the patch. This information is also useful for future reference.

For example:

- What does the patch do?
- What motivated it?
- What impact does it have?
- How was it tested?
- Have alternatives been considered? Why did you choose this approach over another one?
- If it fixes an issue, include a reference.
- Follow the Coding Style and Coding Guidelines.
  - Use the checkpatch.pl script provided with the Linux source tree. A Makefile target is provided for convenience, see this section for more details.
- Where appropriate, please update the documentation.
  - Consider whether the Porting Guide, Firmware Design document or other in-source documentation needs updating.

- If you are submitting new files that you intend to be the code owner for (for example, a new platform port), then also update the *Code owners* file.
- For topics with multiple commits, you should make all documentation changes (and nothing else) in the last commit of the series. Otherwise, include the documentation changes within the single commit.
- Ensure that each changed file has the correct copyright and license information. Files that entirely consist of contributions to this project should have a copyright notice and BSD-3-Clause SPDX license identifier of the form as shown in *License*. Files that contain changes to imported Third Party IP files should retain their original copyright and license notices.

For significant contributions you may add your own copyright notice in the following format:

```
Portions copyright (c) [XXXX-]YYYY, <OWNER>. All rights reserved.
```

where XXXX is the year of first contribution (if different to YYYY) and YYYY is the year of most recent contribution. <OWNER> is your name or your company name.

- Ensure that each patch in the patch series compiles in all supported configurations. Patches which do not compile will not be merged.
- Please test your changes. As a minimum, ensure that Linux boots on the Foundation FVP. See *Arm Fixed Virtual Platforms (FVP)* for more information. For more extensive testing, consider running the TF-A Tests against your patches.
- Ensure that all CI automated tests pass. Failures should be fixed. They might block a patch, depending on how critical they are.

# 3.5.3 Submitting Changes

- Submit your changes for review at https://review.trustedfirmware.org targeting the integration branch.
- Add reviewers for your patch:
  - At least one code owner for each module modified by the patch. See the list of modules and their Code owners.
  - At least one maintainer. See the list of *Maintainers*.
  - If some module has no code owner, try to identify a suitable (non-code owner) reviewer. Running git blame on the module's source code can help, as it shows who has been working the most recently on this area of the code.

Alternatively, if it is impractical to identify such a reviewer, you might send an email to the TF-A mailing list to broadcast your review request to the community.

Note that self-reviewing a patch is prohibited, even if the patch author is the only code owner of a module modified by the patch. Getting a second pair of eyes on the code is essential to keep up with the quality standards the project aspires to.

• The changes will then undergo further review by the designated people. Any review comments will be made directly on your patch. This may require you to do some rework. For controversial changes, the discussion might be moved to the TF-A mailing list to involve more of the community.

Refer to the Gerrit Uploading Changes documentation for more details.

- The patch submission rules are the following. For a patch to be approved and merged in the tree, it must get:
  - One Code-Owner-Review+1 for each of the modules modified by the patch.
  - A Maintainer-Review+1.

In the case where a code owner could not be found for a given module, Code-Owner-Review+1 is substituted by Code-Review+1.

In addition to these various code review labels, the patch must also get a Verified+1. This is usually set by the Continuous Integration (CI) bot when all automated tests passed on the patch. Sometimes, some of these automated tests may fail for reasons unrelated to the patch. In this case, the maintainers might (after analysis of the failures) override the CI bot score to certify that the patch has been correctly tested.

In the event where the CI system lacks proper tests for a patch, the patch author or a reviewer might agree to perform additional manual tests in their review and the reviewer incorporates the review of the additional testing in the Code-Review+1 or Code-Owner-Review+1 as applicable to attest that the patch works as expected. Where possible additional tests should be added to the CI system as a follow up task. For example, for a platform-dependent patch where the said platform is not available in the CI system's board farm.

- When the changes are accepted, the *Maintainers* will integrate them.
  - Typically, the *Maintainers* will merge the changes into the integration branch.
  - If the changes are not based on a sufficiently-recent commit, or if they cannot be automatically rebased, then the *Maintainers* may rebase it on the integration branch or ask you to do so.
  - After final integration testing, the changes will make their way into the master branch. If a problem is
    found during integration, the *Maintainers* will request your help to solve the issue. They may revert your
    patches and ask you to resubmit a reworked version of them or they may ask you to provide a fix-up patch.

# 3.5.4 Add Build Configurations

- TF-A uses Jenkins tool for Continuous Integration and testing activities. Various CI Jobs are deployed which run tests on every patch before being merged. So each of your patches go through a series of checks before they get merged on to the master branch.
- Coverity Scan analysis is one of the tests we perform on our source code at regular intervals. We maintain a build script tf-cov-make which contains the build configurations of various platforms in order to cover the entire source code being analysed by Coverity.
- When you submit your patches for review containing new source files, please ensure to include them for the Coverity Scan analysis by adding the respective build configurations in the tf-cov-make build script.
- In this section you find the details on how to append your new build configurations for Coverity Scan analysis:
- 1. We maintain a separate repository named tf-a-ci-scripts repository for placing all the test scripts which will be executed by the CI Jobs.
- 2. In this repository, tf-cov-make script is located at tf-a-ci-scripts/script/tf-coverity/tf-cov-make
- 3. Edit tf-cov-make script by appending all the possible build configurations with the specific build-flags relevant to your platform, so that newly added source files get built and analysed by Coverity.
- 4. For better understanding follow the below specified examples listed in the tf-cov-make script.

```
Example 1:
#Intel
make PLAT=stratix10 $(common_flags) all
make PLAT=agilex $(common_flags) all
```

• In the above example there are two different SoCs stratix and agilex under the Intel platform and the build configurations has been added suitably to include most of their source files.

```
Example 2:
#Hikey
make PLAT=hikey $(common_flags) ${TBB_OPTIONS} ENABLE_PMF=1 all
make PLAT=hikey960 $(common_flags) ${TBB_OPTIONS} all
make PLAT=poplar $(common_flags) all
```

- In this case for Hikey boards additional build-flags has been included along with the commom\_flags to cover
  most of the files relevant to it.
- Similar to this you can still find many other different build configurations of various other platforms listed in the tf-cov-make script. Kindly refer them and append your build configurations respectively.

### 3.5.5 Binary Components

- Platforms may depend on binary components submitted to the Trusted Firmware binary repository if they require code that the contributor is unable or unwilling to open-source. This should be used as a rare exception.
- All binary components must follow the contribution guidelines (in particular licensing rules) outlined in the readme.rst file of the binary repository.
- Binary components must be restricted to only the specific functionality that cannot be open-sourced and must
  be linked into a larger open-source platform port. The majority of the platform port must still be implemented
  in open source. Platform ports that are merely a thin wrapper around a binary component that contains all the
  actual code will not be accepted.
- Only platform port code (i.e. in the plat/<vendor> directory) may rely on binary components. Generic code must always be fully open-source.

Copyright (c) 2013-2021, Arm Limited and Contributors. All rights reserved.

### 3.6 Code Review Guidelines

This document provides TF-A specific details about the project's code review process. It should be read in conjunction with the Project Maintenance Process, which it supplements.

### 3.6.1 Why do we do code reviews?

The main goal of code reviews is to improve the code quality. By reviewing each other's code, we can help catch issues that were missed by the author before they are integrated in the source tree. Different people bring different perspectives, depending on their past work, experiences and their current use cases of TF-A in their products.

Code reviews also play a key role in sharing knowledge within the community. People with more expertise in one area of the code base can help those that are less familiar with it.

Code reviews are meant to benefit everyone through team work. It is not about unfairly criticizing or belittling the work of any contributor.

### 3.6.2 Good practices

To ensure the code review gives the greatest possible benefit, participants in the project should:

- Be considerate of other people and their needs. Participants may be working to different timescales, and have different priorities. Keep this in mind - be gracious while waiting for action from others, and timely in your actions when others are waiting for you.
- Review other people's patches where possible. The more active reviewers there are, the more quickly new patches
  can be reviewed and merged. Contributing to code review helps everyone in the long run, as it creates a culture
  of participation which serves everyone's interests.

### 3.6.3 Guidelines for patch contributors

In addition to the rules outlined in the Contributor's Guide, as a patch contributor you are expected to:

- Answer all comments from people who took the time to review your patches.
- Be patient and resilient. It is quite common for patches to go through several rounds of reviews and rework before they get approved, especially for larger features.
  - In the event that a code review takes longer than you would hope for, you may try the following actions to speed it up:
- Ping the reviewers on Gerrit or on the mailing list. If it is urgent, explain why. Please remain courteous and do
  not abuse this.
- If one code owner has become unresponsive, ask the other code owners for help progressing the patch.
- If there is only one code owner and they have become unresponsive, ask one of the project maintainers for help.
- Do the right thing for the project, not the fastest thing to get code merged.

For example, if some existing piece of code - say a driver - does not quite meet your exact needs, go the extra mile and extend the code with the missing functionality you require - as opposed to copying the code into some other directory to have the freedom to change it in any way. This way, your changes benefit everyone and will be maintained over time.

#### 3.6.4 Guidelines for all reviewers

There are no good or bad review comments. If you have any doubt about a patch or need some clarifications, it's better to ask rather than letting a potential issue slip. Examples of review comments could be:

- Questions ("Why do you need to do this?", "What if X happens?")
- Bugs ("I think you need a logical || rather than a bitwise |.")
- Design issues ("This won't scale well when we introduce feature X.")
- Improvements ("Would it be better if we did Y instead?")

### 3.6.5 Guidelines for code owners

Code owners are listed on the *Project Maintenance* page, along with the module(s) they look after.

When reviewing a patch, code owners are expected to check the following:

- The patch looks good from a technical point of view. For example:
- The structure of the code is clear.
- It complies with the relevant standards or technical documentation (where applicable).
- It leverages existing interfaces rather than introducing new ones unnecessarily.
- It fits well in the design of the module.
- It adheres to the security model of the project. In particular, it does not increase the attack surface (e.g. new SMCs) without justification.
- The patch adheres to the TF-A *Coding Style*. The CI system should help catch coding style violations.
- (Only applicable to generic code) The code is MISRA-compliant (see *MISRA Compliance*). The CI system should help catch violations.
- Documentation is provided/updated (where applicable).
- The patch has had an appropriate level of testing. Testing details are expected to be provided by the patch author. If they are not, do not hesitate to request this information.
- All CI automated tests pass.

If a code owner is happy with a patch, they should give their approval through the Code-Owner-Review+1 label in Gerrit. If instead, they have concerns, questions, or any other type of blocking comment, they should set Code-Owner-Review-1.

Code owners are expected to behave professionally and responsibly. Here are some guidelines for them:

- Once you are engaged in a review, make sure you stay involved until the patch is merged. Rejecting a patch and going away is not very helpful. You are expected to monitor the patch author's answers to your review comments, answer back if needed and review new revisions of their patch.
- Provide constructive feedback. Just saying, "This is wrong, you should do X instead." is usually not very helpful. The patch author is unlikely to understand why you are requesting this change and might feel personally attacked.
- Be mindful when reviewing a patch. As a code owner, you are viewed as the expert for the relevant module. By approving a patch, you are partially responsible for its quality and the effects it has for all TF-A users. Make sure you fully understand what the implications of a patch might be.

#### 3.6.6 Guidelines for maintainers

Maintainers are listed on the *Project Maintenance* page.

When reviewing a patch, maintainers are expected to check the following:

- The general structure of the patch looks good. This covers things like:
  - Code organization.
  - Files and directories, names and locations.
    - For example, platform code should be added under the plat/ directory.
  - Naming conventions.

For example, platform identifiers should be properly namespaced to avoid name clashes with generic code.

- API design.
- Interaction of the patch with other modules in the code base.
- The patch aims at complying with any standard or technical documentation that applies.
- New files must have the correct license and copyright headers. See *this paragraph* for more information. The CI system should help catch files with incorrect or no copyright/license headers.
- There is no third party code or binary blobs with potential IP concerns. Maintainers should look for copyright or license notices in code, and use their best judgement. If they are unsure about a patch, they should ask other maintainers for help.
- Generally speaking, new driver code should be placed in the generic layer. There are cases where a driver has to stay into the platform layer but this should be the exception, rather than the rule.
- Existing common drivers (in particular for Arm IPs like the GIC driver) should not be copied into the platform layer to cater for platform quirks. This type of code duplication hurts the maintainability of the project. The duplicate driver is less likely to benefit from bug fixes and future enhancements. In most cases, it is possible to rework a generic driver to make it more flexible and fit slightly different use cases. That way, these enhancements benefit everyone.
- When a platform specific driver really is required, the burden lies with the patch author to prove the need for it. A detailed justification should be posted via the commit message or on the mailing list.
- Before merging a patch, verify that all review comments have been addressed. If this is not the case, encourage the patch author and the relevant reviewers to resolve these together.

If a maintainer is happy with a patch, they should give their approval through the Maintainer-Review+1 label in Gerrit. If instead, they have concerns, questions, or any other type of blocking comment, they should set Maintainer-Review-1.

Copyright (c) 2020, Arm Limited. All rights reserved.

# 3.7 Frequently-Asked Questions (FAQ)

### 3.7.1 How do I update my changes?

Often it is necessary to update your patch set before it is merged. Refer to the Gerrit Upload Patch Set documentation on how to do so.

If you need to modify an existing patch set with multiple commits, refer to the Gerrit Replace Changes documentation.

### 3.7.2 How long will my changes take to merge into integration?

This can vary a lot, depending on:

- How important the patch set is considered by the TF maintainers. Where possible, you should indicate the
  required timescales for merging the patch set and the impact of any delay. Feel free to add a comment to your
  patch set to get an estimate of when it will be merged.
- The quality of the patch set. Patches are likely to be merged more quickly if they follow the coding guidelines, have already had some code review, and have been appropriately tested.
- The impact of the patch set. For example, a patch that changes a key generic API is likely to receive much greater scrutiny than a local change to a specific platform port.

- How much opportunity for external review is required. For example, the TF maintainers may not wait for external
  review comments to merge trivial bug-fixes but may wait up to a week to merge major changes, or ones requiring
  feedback from specific parties.
- How many other patch sets are waiting to be integrated and the risk of conflict between the topics.
- If there is a code freeze in place in preparation for the release. Please refer the Release Processes document for
  more details.
- The workload of the TF maintainers.

### 3.7.3 How long will it take for my changes to go from integration to master?

This depends on how many concurrent patches are being processed at the same time. In simple cases where all potential regressions have already been tested, the delay will be less than 1 day. If the TF maintainers are trying to merge several things over the course of a few days, it might take up to a week. Typically, it will be 1-2 days.

The worst case is if the TF maintainers are trying to make a release while also receiving patches that will not be merged into the release. In this case, the patches will be merged onto integration, which will temporarily diverge from the release branch. The integration branch will be rebased onto master after the release, and then master will be fast-forwarded to integration 1-2 days later. This whole process could take up 4 weeks. Please refer to the *Release Processes* document for code freeze dates. The TF maintainers will inform the patch owner if this is going to happen.

It is OK to create a patch based on commits that are only available in integration or another patch set, rather than master. There is a risk that the dependency commits will change (for example due to patch set rework or integration problems). If this happens, the dependent patch will need reworking.

### 3.7.4 What are these strange comments in my changes?

All the comments from ci-bot-user are associated with Continuous Integration infrastructure. The links published on the comment are not currently accessible, but would be after the CI has been transitioned to trustedfirmware.org.

Copyright (c) 2019-2020, Arm Limited. All rights reserved.

# 3.8 Secure Development Guidelines

This page contains guidance on what to check for additional security measures, including build options that can be modified to improve security or catch issues early in development.

## 3.8.1 Security considerations

Part of the security of a platform is handling errors correctly, as described in the previous section. There are several other security considerations covered in this section.

#### Do not leak secrets to the normal world

The secure world **must not** leak secrets to the normal world, for example in response to an SMC.

### **Handling Denial of Service attacks**

The secure world **should never** crash or become unusable due to receiving too many normal world requests (a *Denial of Service* or *DoS* attack). It should have a mechanism for throttling or ignoring normal world requests.

#### Preventing Secure-world timing information leakage via PMU counters

The Secure world needs to implement some defenses to prevent the Non-secure world from making it leak timing information. In general, higher privilege levels must defend from those below when the PMU is treated as an attack vector.

Refer to the Performance Monitoring Unit guide for detailed information on the PMU registers.

#### Timing leakage attacks from the Non-secure world

Since the Non-secure world has access to the PMCR register, it can configure the PMU to increment counters at any exception level and in both Secure and Non-secure state. Thus, it attempts to leak timing information from the Secure world.

Shown below is an example of such a configuration:

- PMEVTYPERO\_ELO and PMCCFILTR\_ELO:
  - Set P to 0.
  - Set NSK to 1.
  - Set M to 0.
  - Set NSH to 0.
  - Set SH to 1.
- PMCNTENSET\_EL0:
  - Set P[0] to 1.
  - Set C to 1.
- PMCR\_EL0:
  - Set DP to 0.
  - Set E to 1.

This configuration instructs PMEVCNTR0\_EL0 and PMCCNTR\_EL0 to increment at Secure EL1, Secure EL2 (if implemented) and EL3.

Since the Non-secure world has fine-grained control over where (at which exception levels) it instructs counters to increment, obtaining event counts would allow it to carry out side-channel timing attacks against the Secure world. Examples include Spectre, Meltdown, as well as extracting secrets from cryptographic algorithms with data-dependent variations in their execution time.

### Secure world mitigation strategies

The MDCR\_EL3 register allows EL3 to configure the PMU (among other things). The Arm ARM details all of the bit fields in this register, but for the PMU there are two bits which determine the permissions of the counters:

- SPME for the programmable counters.
- SCCD for the cycle counter.

Depending on the implemented features, the Secure world can prohibit counting in AArch64 state via the following:

- ARMv8.2-Debug not implemented:
  - Prohibit general event counters and the cycle counter: MDCR\_EL3.SPME == 0 && PMCR\_EL0.DP == 1
     && !ExternalSecureNoninvasiveDebugEnabled().
    - \* MDCR\_EL3.SPME resets to 0, so by default general events should not be counted in the Secure world.
    - \* The PMCR\_EL0.DP bit therefore needs to be set to 1 when EL3 is entered and PMCR\_EL0 needs to be saved and restored in EL3.
    - \* ExternalSecureNoninvasiveDebugEnabled() is an authentication interface which is implementation-defined unless ARMv8.4-Debug is implemented. The Arm ARM has detailed information on this topic.
  - The only other way is to disable the PMCR\_ELO. E bit upon entering EL3, which disables counting altogether.
- ARMv8.2-Debug implemented:
  - Prohibit general event counters: MDCR\_EL3.SPME == 0.
  - Prohibit cycle counter: MDCR\_EL3.SPME == 0 && PMCR\_EL0.DP == 1. PMCR\_EL0 therefore needs to be saved and restored in EL3.
- ARMv8.5-PMU implemented:
  - Prohibit general event counters: as in ARMv8.2-Debug.
  - Prohibit cycle counter: MDCR\_EL3.SCCD == 1

In Aarch32 execution state the MDCR\_EL3 alias is the SDCR register, which has some of the bit fields of MDCR\_EL3, most importantly the SPME and SCCD bits.

### 3.8.2 Build options

Several build options can be used to check for security issues. Refer to the *Build Options* for detailed information on these.

- The BRANCH\_PROTECTION build flag can be used to enable Pointer Authentication and Branch Target Identification.
- The ENABLE\_STACK\_PROTECTOR build flag can be used to identify buffer overflows.
- The W build flag can be used to enable a number of compiler warning options to detect potentially incorrect code.
  - W=0 (default value)

The Wunused with Wno-unused-parameter, Wdisabled-optimization and Wvla flags are enabled.

The Wunused-but-set-variable, Wmaybe-uninitialized and Wpacked-bitfield-compat are GCC specific flags that are also enabled.

- W=1

Adds Wextra, Wmissing-format-attribute, Wmissing-prototypes, Wold-style-definition and Wunused-const-variable.

- W=2

Adds Waggregate-return, Wcast-align, Wnested-externs, Wshadow, Wlogical-op.

- W=3

Adds Wbad-function-cast, Wcast-qual, Wconversion, Wpacked, Wpointer-arith, Wredundant-decls and Wswitch-default.

Refer to the GCC or Clang documentation for more information on the individual options: https://gcc.gnu.org/onlinedocs/gcc/Warning-Options.html and https://clang.llvm.org/docs/DiagnosticsReference.html.

NB: The Werror flag is enabled by default in TF-A and can be disabled by setting the E build flag to 0.

#### References

• Arm ARM

Copyright (c) 2019-2020, Arm Limited. All rights reserved.

**CHAPTER** 

**FOUR** 

### COMPONENTS

# 4.1 Secure Payload Dispatcher (SPD)

# 4.1.1 OP-TEE Dispatcher

OP-TEE OS is a Trusted OS running as Secure EL1.

To build and execute OP-TEE follow the instructions at OP-TEE build.git

Copyright (c) 2014-2018, Arm Limited and Contributors. All rights reserved.

### 4.1.2 Trusted Little Kernel (TLK) Dispatcher

TLK dispatcher (TLK-D) adds support for NVIDIA's Trusted Little Kernel (TLK) to work with Trusted Firmware-A (TF-A). TLK-D can be compiled by including it in the platform's makefile. TLK is primarily meant to work with Tegra SoCs, so while TF-A only supports TLK on Tegra, the dispatcher code can only be compiled for other platforms.

In order to compile TLK-D, we need a BL32 image to be present. Since, TLKD just needs to compile, any BL32 image would do. To use TLK as the BL32, please refer to the "Build TLK" section.

Once a BL32 is ready, TLKD can be included in the image by adding "SPD=tlkd" to the build command.

#### **Trusted Little Kernel (TLK)**

TLK is a Trusted OS running as Secure EL1. It is a Free Open Source Software (FOSS) release of the NVIDIA® Trusted Little Kernel (TLK) technology, which extends technology made available with the development of the Little Kernel (LK). You can download the LK modular embedded preemptive kernel for use on Arm, x86, and AVR32 systems from https://github.com/travisg/lk

NVIDIA implemented its Trusted Little Kernel (TLK) technology, designed as a free and open-source trusted execution environment (OTE).

TLK features include:

- Small, pre-emptive kernel
- Supports multi-threading, IPCs, and thread scheduling
- · Added TrustZone features
- · Added Secure Storage
- Under MIT/FreeBSD license

NVIDIA extensions to Little Kernel (LK) include:

- · User mode
- Address-space separation for TAs
- TLK Client Application (CA) library
- · TLK TA library
- Crypto library (encrypt/decrypt, key handling) via OpenSSL
- · Linux kernel driver
- Cortex A9/A15 support
- · Power Management
- TrustZone memory carve-out (reconfigurable)
- Page table management
- Debugging support over UART (USB planned)

TLK is hosted by NVIDIA on http://nv-tegra.nvidia.com under the 3rdparty/ote\_partner/tlk.git repository. Detailed information about TLK and OTE can be found in the Tegra\_BSP\_for\_Android\_TLK\_FOSS\_Reference.pdf manual located under the "documentation" directory\_.

#### **Build TLK**

To build and execute TLK, follow the instructions from "Building a TLK Device" section from Tegra\_BSP\_for\_Android\_TLK\_FOSS\_Reference.pdf manual.

### Input parameters to TLK

TLK expects the TZDRAM size and a structure containing the boot arguments. BL2 passes this information to the EL3 software as members of the bl32\_ep\_info struct, where bl32\_ep\_info is part of bl31\_params\_t (passed by BL2 in X0)

#### **Example**

```
bl32_ep_info->args.arg0 = TZDRAM size available for BL32
bl32_ep_info->args.arg1 = unused (used only on Armv7-A)
bl32_ep_info->args.arg2 = pointer to boot args
```

## 4.1.3 Trusty Dispatcher

Trusty is a a set of software components, supporting a Trusted Execution Environment (TEE) on mobile devices, published and maintained by Google.

Detailed information and build instructions can be found on the Android Open Source Project (AOSP) webpage for Trusty hosted at https://source.android.com/security/trusty

### **Boot parameters**

Custom boot parameters can be passed to Trusty by providing a platform specific function:

```
void plat_trusty_set_boot_args(aapcs64_params_t *args)
```

If this function is provided args->arg0 must be set to the memory size allocated to trusty. If the platform does not provide this function, but defines TSP\_SEC\_MEM\_SIZE, a default implementation will pass the memory size from TSP\_SEC\_MEM\_SIZE. args->arg1 can be set to a platform specific parameter block, and args->arg2 should then be set to the size of that block.

### Supported platforms

Out of all the platforms supported by Trusted Firmware-A, Trusty is only verified and supported by NVIDIA's Tegra SoCs.

# 4.2 Arm SiP Services

This document enumerates and describes the Arm SiP (Silicon Provider) services.

SiP services are non-standard, platform-specific services offered by the silicon implementer or platform provider. They are accessed via SMC ("SMC calls") instruction executed from Exception Levels below EL3. SMC calls for SiP services:

- Follow SMC Calling Convention;
- Use SMC function IDs that fall in the SiP range, which are 0xc2000000 0xc200ffff for 64-bit calls, and 0x82000000 0x8200ffff for 32-bit calls.

The Arm SiP implementation offers the following services:

- Performance Measurement Framework (PMF)
- Execution State Switching service
- DebugFS interface

Source definitions for Arm SiP service are located in the arm\_sip\_svc.h header file.

# 4.2.1 Performance Measurement Framework (PMF)

The *Performance Measurement Framework* allows callers to retrieve timestamps captured at various paths in TF-A execution.

### 4.2.2 Execution State Switching service

Execution State Switching service provides a mechanism for a non-secure lower Exception Level (either EL2, or NS EL1 if EL2 isn't implemented) to request to switch its execution state (a.k.a. Register Width), either from AArch64 to AArch32, or from AArch32 to AArch64, for the calling CPU. This service is only available when Trusted Firmware-A (TF-A) is built for AArch64 (i.e. when build option ARCH is set to aarch64).

4.2. Arm SiP Services 137

#### ARM\_SIP\_SVC\_EXE\_STATE\_SWITCH

```
Arguments:
    uint32_t Function ID
    uint32_t PC hi
    uint32_t PC lo
    uint32_t Cookie hi
    uint32_t Cookie lo

Return:
    uint32_t
```

The function ID parameter must be 0x82000020. It uniquely identifies the Execution State Switching service being requested.

The parameters *PC hi* and *PC lo* defines upper and lower words, respectively, of the entry point (physical address) at which execution should start, after Execution State has been switched. When calling from AArch64, *PC hi* must be 0.

When execution starts at the supplied entry point after Execution State has been switched, the parameters *Cookie hi* and *Cookie lo* are passed in CPU registers 0 and 1, respectively. When calling from AArch64, *Cookie hi* must be 0.

This call can only be made on the primary CPU, before any secondaries were brought up with CPU\_ON PSCI call. Otherwise, the call will always fail.

The effect of switching execution state is as if the Exception Level were entered for the first time, following power on. This means CPU registers that have a defined reset value by the Architecture will assume that value. Other registers should not be expected to hold their values before the call was made. CPU endianness, however, is preserved from the previous execution state. Note that this switches the execution state of the calling CPU only. This is not a substitute for PSCI SYSTEM\_RESET.

The service may return the following error codes:

- STATE\_SW\_E\_PARAM: If any of the parameters were deemed invalid for a specific request.
- STATE\_SW\_E\_DENIED: If the call is not successful, or when TF-A is built for AArch32.

If the call is successful, the caller wouldn't observe the SMC returning. Instead, execution starts at the supplied entry point, with the CPU registers 0 and 1 populated with the supplied *Cookie hi* and *Cookie lo* values, respectively.

# 4.2.3 DebugFS interface

The optional DebugFS interface is accessed through an SMC SiP service. Refer to the component documentation for details.

String parameters are passed through a shared buffer using a specific union:

```
union debugfs_parms {
    struct {
        char fname[MAX_PATH_LEN];
    } open;

struct mount {
        char srv[MAX_PATH_LEN];
        char where[MAX_PATH_LEN];
        char spec[MAX_PATH_LEN];
    } mount;
```

(continues on next page)

(continued from previous page)

```
struct {
    char path[MAX_PATH_LEN];
    dir_t dir;
} stat;

struct {
    char oldpath[MAX_PATH_LEN];
    char newpath[MAX_PATH_LEN];
} bind;
};
```

Format of the dir\_t structure as such:

Identifiers

SMC_OK	0
SMC_UNK	-1
DEBUGFS_E_INVALID_PARAMS	-2

MOUNT	0
CREATE	1
OPEN	2
CLOSE	3
READ	4
WRITE	5
SEEK	6
BIND	7
STAT	8
INIT	10
VERSION	11

### **MOUNT**

## **Description**

This operation mounts a blob of data pointed to by path stored in *src*, at filesystem location pointed to by path stored in *where*, using driver pointed to by path in *spec*.

4.2. Arm SiP Services 139

### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)
uint32_t	MOUNT

### **Return values**

```
int32_t | w0 == SMC_OK on success
w0 == DEBUGFS_E_INVALID_PARAMS if mount operation failed
```

### **OPEN**

### **Description**

This operation opens the file path pointed to by *fname*.

### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)	
uint32_t	OPEN	
uint32_t	mode	

mode can be one of:

```
enum mode {
    O_READ = 1 << 0,
    O_WRITE = 1 << 1,
    O_RDWR = 1 << 2,
    O_BIND = 1 << 3,
    O_DIR = 1 << 4,
    O_STAT = 1 << 5
};</pre>
```

#### **Return values**

int32_t	$w0 == SMC_OK$ on success
	w0 == DEBUGFS_E_INVALID_PARAMS if open operation failed
uint32_t	w1: file descriptor id on success.

#### **CLOSE**

#### **Description**

This operation closes a file described by a file descriptor obtained by a previous call to OPEN.

#### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)
uint32_t	CLOSE
uint32_t	File descriptor id returned by OPEN

#### **Return values**

int32_t	$w0 == SMC_OK$ on success
	w0 == DEBUGFS_E_INVALID_PARAMS if close operation failed

#### **READ**

# **Description**

This operation reads a number of bytes from a file descriptor obtained by a previous call to OPEN.

#### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)
uint32_t	READ
uint32_t	File descriptor id returned by OPEN
uint32_t	Number of bytes to read

#### **Return values**

On success, the read data is retrieved from the shared buffer after the operation.

int32_t	$w0 == SMC_OK$ on success
	w0 == DEBUGFS_E_INVALID_PARAMS if read operation failed
uint32_t	w1: number of bytes read on success.

4.2. Arm SiP Services 141

# **SEEK**

# **Description**

Move file pointer for file described by given file descriptor of given offset related to whence.

#### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)
uint32_t	SEEK
uint32_t	File descriptor id returned by OPEN
sint32_t	offset in the file relative to whence
uint32_t	whence

whence can be one of:

KSEEK_SET	0
KSEEK_CUR	1
KSEEK_END	2

# **Return values**

int32_t	$w0 == SMC_OK$ on success
	w0 == DEBUGFS_E_INVALID_PARAMS if seek operation failed

#### **BIND**

# **Description**

Create a link from oldpath to newpath.

#### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)
uint32_t	BIND

#### **Return values**

int32_t	$w0 == SMC_OK$ on success
	w0 == DEBUGFS_E_INVALID_PARAMS if bind operation failed

#### **STAT**

### **Description**

Perform a stat operation on provided file *name* and returns the directory entry statistics into *dir*.

#### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)
uint32_t	STAT

#### **Return values**

int32_t	$w0 == SMC_OK$ on success
	w0 == DEBUGFS_E_INVALID_PARAMS if stat operation failed

#### INIT

# **Description**

Initial call to setup the shared exchange buffer. Notice if successful once, subsequent calls fail after a first initialization. The caller maps the same page frame in its virtual space and uses this buffer to exchange string parameters with filesystem primitives.

#### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)
uint32_t	INIT
uint64_t	Physical address of the shared buffer.

4.2. Arm SiP Services 143

#### **Return values**

int32_t	w0 == SMC_OK on success
	w0 == DEBUGFS_E_INVALID_PARAMS if already initialized, or internal error occurred.

#### **VERSION**

#### **Description**

Returns the debugfs interface version if implemented in TF-A.

#### **Parameters**

uint32_t	FunctionID (0x82000030 / 0xC2000030)
uint32_t	VERSION

#### **Return values**

int32_t	$w0 == SMC_OK$ on success
	$w0 == SMC_UNK$ if interface is not implemented
uint32_	w1: On success, debugfs interface version, 32 bits value with major version number in upper 16 bits and
	minor version in lower 16 bits.

• CREATE(1) and WRITE (5) command identifiers are unimplemented and return SMC\_UNK.

Copyright (c) 2017-2020, Arm Limited and Contributors. All rights reserved.

# 4.3 Debug FS

#### **Contents**

- Debug FS
  - Overview
  - Virtual filesystem
    - \* Namespace
    - \* 9p interface
  - SMC interface
  - Security considerations
  - Limitations
  - Applications

#### 4.3.1 Overview

The *DebugFS* feature is primarily aimed at exposing firmware debug data to higher SW layers such as a non-secure component. Such component can be the TFTF test payload or a Linux kernel module.

## 4.3.2 Virtual filesystem

The core functionality lies in a virtual file system based on a 9p file server interface (Notes on the Plan 9 Kernel Source and Linux 9p remote filesystem protocol). The implementation permits exposing virtual files, firmware drivers, and file blobs.

#### **Namespace**

Two namespaces are exposed:

- # is used as root for drivers (e.g. #t0 is the first uart)
- / is used as root for virtual "files" (e.g. /fip, or /dev/uart)

#### 9p interface

The associated primitives are:

- Unix-like:
  - open(): create a file descriptor that acts as a handle to the file passed as an argument.
  - close(): close the file descriptor created by open().
  - read(): read from a file to a buffer.
  - write(): write from a buffer to a file.
  - seek(): set the file position indicator of a file descriptor either to a relative or an absolute offset.
  - stat(): get information about a file (type, mode, size, ...).

```
int open(const char *name, int flags);
int close(int fd);
int read(int fd, void *buf, int n);
int write(int fd, void *buf, int n);
int seek(int fd, long off, int whence);
int stat(char *path, dir_t *dir);
```

- Specific primitives:
  - mount(): create a link between a driver and spec.
  - create(): create a file in a specific location.
  - bind(): expose the content of a directory to another directory.

```
int mount(char *srv, char *mnt, char *spec);
int create(const char *name, int flags);
int bind(char *path, char *where);
```

This interface is embedded into the BL31 run-time payload when selected by build options. The interface multiplexes drivers or emulated "files":

4.3. Debug FS 145

- Debug data can be partitioned into different virtual files e.g. expose PMF measurements through a file, and internal firmware state counters through another file.
- This permits direct access to a firmware driver, mainly for test purposes (e.g. a hardware device that may not be accessible to non-privileged/ non-secure layers, or for which no support exists in the NS side).

#### 4.3.3 SMC interface

The communication with the 9p layer in BL31 is made through an SMC conduit (SMC Calling Convention), using a specific SiP Function Id. An NS shared buffer is used to pass path string parameters, or e.g. to exchange data on a read operation. Refer to *ARM SiP Services* for a description of the SMC interface.

# 4.3.4 Security considerations

- Due to the nature of the exposed data, the feature is considered experimental and importantly **shall only be used** in **debug builds**.
- Several primitive imply string manipulations and usage of string formats.
- Special care is taken with the shared buffer to avoid TOCTOU attacks.

#### 4.3.5 Limitations

- In order to setup the shared buffer, the component consuming the interface needs to allocate a physical page frame and transmit its address.
- In order to map the shared buffer, BL31 requires enabling the dynamic xlat table option.
- Data exchange is limited by the shared buffer length. A large read operation might be split into multiple read operations of smaller chunks.
- On concurrent access, a spinlock is implemented in the BL31 service to protect the internal work buffer, and re-entrancy into the filesystem layers.
- Notice, a physical device driver if exposed by the firmware may conflict with the higher level OS if the latter implements its own driver for the same physical device.

# 4.3.6 Applications

The SMC interface is accessible from an NS environment, that is:

- a test payload, bootloader or hypervisor running at NS-EL2
- a Linux kernel driver running at NS-EL1
- a Linux userspace application through the kernel driver

Copyright (c) 2019-2020, Arm Limited and Contributors. All rights reserved.

# 4.4 Exception Handling Framework

This document describes various aspects of handling exceptions by Runtime Firmware (BL31) that are targeted at EL3, other than SMCs. The *EHF* takes care of the following exceptions when targeted at EL3:

- Interrupts
- Synchronous External Aborts
- · Asynchronous External Aborts

*TF-A*'s handling of synchronous SMC exceptions raised from lower ELs is described in the *Firmware Design document*. However, the *EHF* changes the semantics of *Interrupt handling* and *synchronous exceptions* other than SMCs.

The *EHF* is selected by setting the build option EL3\_EXCEPTION\_HANDLING to 1, and is only available for AArch64 systems.

#### 4.4.1 Introduction

Through various control bits in the SCR\_EL3 register, the Arm architecture allows for asynchronous exceptions to be routed to EL3. As described in the *Interrupt Management Framework* document, depending on the chosen interrupt routing model, TF-A appropriately sets the FIQ and IRQ bits of SCR\_EL3 register to effect this routing. For most use cases, other than for the purpose of facilitating context switch between Normal and Secure worlds, FIQs and IRQs routed to EL3 are not required to be handled in EL3.

However, the evolving system and standards landscape demands that various exceptions are targeted at and handled in EL3. For instance:

- Starting with ARMv8.2 architecture extension, many RAS features have been introduced to the Arm architecture.
  With RAS features implemented, various components of the system may use one of the asynchronous exceptions
  to signal error conditions to PEs. These error conditions are of critical nature, and it's imperative that corrective or
  remedial actions are taken at the earliest opportunity. Therefore, a Firmware-first Handling approach is generally
  followed in response to RAS events in the system.
- The Arm SDEI specification defines interfaces through which Normal world interacts with the Runtime Firmware
  in order to request notification of system events. The SDEI specification requires that these events are notified
  even when the Normal world executes with the exceptions masked. This too implies that firmware-first handling
  is required, where the events are first received by the EL3 firmware, and then dispatched to Normal world through
  purely software mechanism.

For *TF-A*, firmware-first handling means that asynchronous exceptions are suitably routed to EL3, and the Runtime Firmware (BL31) is extended to include software components that are capable of handling those exceptions that target EL3. These components—referred to as *dispatchers*<sup>1</sup> in general—may choose to:

- Receive and handle exceptions entirely in EL3, meaning the exceptions handling terminates in EL3.
- Receive exceptions, but handle part of the exception in EL3, and delegate the rest of the handling to a dedicated software stack running at lower Secure ELs. In this scheme, the handling spans various secure ELs.
- Receive exceptions, but handle part of the exception in EL3, and delegate processing of the error to dedicated software stack running at lower secure ELs (as above); additionally, the Normal world may also be required to participate in the handling, or be notified of such events (for example, as an *SDEI* event). In this scheme, exception handling potentially and maximally spans all ELs in both Secure and Normal worlds.

On any given system, all of the above handling models may be employed independently depending on platform choice and the nature of the exception received.

<sup>&</sup>lt;sup>1</sup> Not to be confused with Secure Payload Dispatcher, which is an EL3 component that operates in EL3 on behalf of Secure OS.

# 4.4.2 The role of Exception Handling Framework

Corollary to the use cases cited above, the primary role of the *EHF* is to facilitate firmware-first handling of exceptions on Arm systems. The *EHF* thus enables multiple exception dispatchers in runtime firmware to co-exist, register for, and handle exceptions targeted at EL3. This section outlines the basics, and the rest of this document expands the various aspects of the *EHF*.

In order to arbitrate exception handling among dispatchers, the *EHF* operation is based on a priority scheme. This priority scheme is closely tied to how the Arm GIC architecture defines it, although it's applied to non-interrupt exceptions too (SErrors, for example).

The platform is required to *partition* the Secure priority space into priority levels as applicable for the Secure software stack. It then assigns the dispatchers to one or more priority levels. The dispatchers then register handlers for the priority levels at runtime. A dispatcher can register handlers for more than one priority level.

A priority level is *active* when a handler at that priority level is currently executing in EL3, or has delegated the execution to a lower EL. For interrupts, this is implicit when an interrupt is targeted and acknowledged at EL3, and the priority of the acknowledged interrupt is used to match its registered handler. The priority level is likewise implicitly deactivated when the interrupt handling concludes by EOIing the interrupt.

Non-interrupt exceptions (SErrors, for example) don't have a notion of priority. In order for the priority arbitration to work, the *EHF* provides APIs in order for these non-interrupt exceptions to assume a priority, and to interwork with interrupts. Dispatchers handling such exceptions must therefore explicitly activate and deactivate the respective priority level as and when they're handled or delegated.

Because priority activation and deactivation for interrupt handling is implicit and involves GIC priority masking, it's impossible for a lower priority interrupt to preempt a higher priority one. By extension, this means that a lower priority dispatcher cannot preempt a higher-priority one. Priority activation and deactivation for non-interrupt exceptions, however, has to be explicit. The *EHF* therefore disallows for lower priority level to be activated whilst a higher priority level is active, and would result in a panic. Likewise, a panic would result if it's attempted to deactivate a lower priority level when a higher priority level is active.

In essence, priority level activation and deactivation conceptually works like a stack—priority levels stack up in strictly increasing fashion, and need to be unstacked in strictly the reverse order. For interrupts, the GIC ensures this is the case; for non-interrupts, the *EHF* monitors and asserts this. See *Transition of priority levels*.

#### 4.4.3 Interrupt handling

The *EHF* is a client of *Interrupt Management Framework*, and registers the top-level handler for interrupts that target EL3, as described in the *Interrupt Management Framework* document. This has the following implications:

- On GICv3 systems, when executing in S-EL1, pending Non-secure interrupts of sufficient priority are signalled as FIQs, and therefore will be routed to EL3. As a result, S-EL1 software cannot expect to handle Non-secure interrupts at S-EL1. Essentially, this deprecates the routing mode described as CSS=0, TEL3=0.
  - In order for S-EL1 software to handle Non-secure interrupts while having *EHF* enabled, the dispatcher must adopt a model where Non-secure interrupts are received at EL3, but are then *synchronously* handled over to S-EL1.
- On GICv2 systems, it's required that the build option GICv2\_G0\_F0R\_EL3 is set to 1 so that *Group 0* interrupts target EL3.
- While executing in Secure world, *EHF* sets GIC Priority Mask Register to the lowest Secure priority. This means that no Non-secure interrupts can preempt Secure execution. See *Effect on SMC calls* for more details.

As mentioned above, with *EHF*, the platform is required to partition *Group 0* interrupts into distinct priority levels. A dispatcher that chooses to receive interrupts can then *own* one or more priority levels, and register interrupt handlers for them. A given priority level can be assigned to only one handler. A dispatcher may register more than one priority level.

Dispatchers are assigned interrupt priority levels in two steps:

#### **Partitioning priority levels**

Interrupts are associated to dispatchers by way of grouping and assigning interrupts to a priority level. In other words, all interrupts that are to target a particular dispatcher should fall in a particular priority level. For priority assignment:

- Of the 8 bits of priority that Arm GIC architecture permits, bit 7 must be 0 (secure space).
- Depending on the number of dispatchers to support, the platform must choose to use the top n of the 7 remaining bits to identify and assign interrupts to individual dispatchers. Choosing n bits supports up to  $2^n$  distinct dispatchers. For example, by choosing 2 additional bits (i.e., bits 6 and 5), the platform can partition into 4 secure priority ranges:  $0 \times 0$ ,  $0 \times 20$ ,  $0 \times 40$ , and  $0 \times 60$ . See *Interrupt handling example*.

**Note:** The Arm GIC architecture requires that a GIC implementation that supports two security states must implement at least 32 priority levels; i.e., at least 5 upper bits of the 8 bits are writeable. In the scheme described above, when choosing n bits for priority range assignment, the platform must ensure that at least n+1 top bits of GIC priority are writeable.

The priority thus assigned to an interrupt is also used to determine the priority of delegated execution in lower ELs. Delegated execution in lower EL is associated with a priority level chosen with ehf\_activate\_priority() API (described *later*). The chosen priority level also determines the interrupts masked while executing in a lower EL, therefore controls preemption of delegated execution.

The platform expresses the chosen priority levels by declaring an array of priority level descriptors. Each entry in the array is of type ehf\_pri\_desc\_t, and declares a priority level, and shall be populated by the EHF\_PRI\_DESC() macro.

**Warning:** The macro EHF\_PRI\_DESC() installs the descriptors in the array at a computed index, and not necessarily where the macro is placed in the array. The size of the array might therefore be larger than what it appears to be. The ARRAY\_SIZE() macro therefore should be used to determine the size of array.

Finally, this array of descriptors is exposed to *EHF* via the EHF\_REGISTER\_PRIORITIES() macro.

Refer to the *Interrupt handling example* for usage. See also: *Interrupt Prioritisation Considerations*.

#### **Programming priority**

The text in *Partitioning priority levels* only describes how the platform expresses the required levels of priority. It however doesn't choose interrupts nor program the required priority in GIC.

The *Firmware Design guide* explains methods for configuring secure interrupts. *EHF* requires the platform to enumerate interrupt properties (as opposed to just numbers) of Secure interrupts. The priority of secure interrupts must match that as determined in the *Partitioning priority levels* section above.

See Limitations, and also refer to Interrupt handling example for illustration.

# 4.4.4 Registering handler

Dispatchers register handlers for their priority levels through the following API:

```
int ehf_register_priority_handler(int pri, ehf_handler_t handler)
```

The API takes two arguments:

- The priority level for which the handler is being registered;
- The handler to be registered. The handler must be aligned to 4 bytes.

If a dispatcher owns more than one priority levels, it has to call the API for each of them.

The API will succeed, and return 0, only if:

- There exists a descriptor with the priority level requested.
- There are no handlers already registered by a previous call to the API.

Otherwise, the API returns -1.

The interrupt handler should have the following signature:

The parameters are as obtained from the top-level *EL3 interrupt handler*.

The *SDEI dispatcher*, for example, expects the platform to allocate two different priority levels—PLAT\_SDEI\_CRITICAL\_PRI, and PLAT\_SDEI\_NORMAL\_PRI —and registers the same handler to handle both levels.

#### 4.4.5 Interrupt handling example

The following annotated snippet demonstrates how a platform might choose to assign interrupts to fictitious dispatchers:

```
#include <common/interrupt_props.h>
#include <drivers/arm/gic_common.h>
#include <exception_mgmt.h>
* This platform uses 2 bits for interrupt association. In total, 3 upper
 * bits are in use.
  7 6 5
           3
  |0|b|b| ..0..
 * '_'_'
 */
#define PLAT_PRI_BITS
/* Priorities for individual dispatchers */
#define DISP0_PRIO
                            0x00 /* Not used */
#define DISP1_PRIO
                            0x20
```

(continues on next page)

(continued from previous page)

```
#define DISP2 PRIO
                             0x40
#define DISP3_PRIO
                             0x60
/* Install priority level descriptors for each dispatcher */
ehf_pri_desc_t plat_exceptions[] = {
     EHF_PRI_DESC(PLAT_PRI_BITS, DISP1_PRIO),
     EHF_PRI_DESC(PLAT_PRI_BITS, DISP2_PRIO),
     EHF_PRI_DESC(PLAT_PRI_BITS, DISP3_PRIO),
};
/* Expose priority descriptors to Exception Handling Framework */
EHF_REGISTER_PRIORITIES(plat_exceptions, ARRAY_SIZE(plat_exceptions),
    PLAT_PRI_BITS);
. . .
/* List interrupt properties for GIC driver. All interrupts target EL3 */
const interrupt_prop_t plat_interrupts[] = {
     /* Dispatcher 1 owns interrupts d1_0 and d1_1, so assigns priority DISP1_PRIO */
     INTR_PROP_DESC(d1_0, DISP1_PRIO, INTR_TYPE_EL3, GIC_INTR_CFG_LEVEL),
     INTR_PROP_DESC(d1_1, DISP1_PRIO, INTR_TYPE_EL3, GIC_INTR_CFG_LEVEL),
     /* Dispatcher 2 owns interrupts d2_0 and d2_1, so assigns priority DISP2_PRIO */
     INTR_PROP_DESC(d2_0, DISP2_PRIO, INTR_TYPE_EL3, GIC_INTR_CFG_LEVEL),
     INTR_PROP_DESC(d2_1, DISP2_PRIO, INTR_TYPE_EL3, GIC_INTR_CFG_LEVEL),
     /* Dispatcher 3 owns interrupts d3_0 and d3_1, so assigns priority DISP3_PRIO */
     INTR_PROP_DESC(d3_0, DISP3_PRIO, INTR_TYPE_EL3, GIC_INTR_CFG_LEVEL),
     INTR_PROP_DESC(d3_1, DISP3_PRIO, INTR_TYPE_EL3, GIC_INTR_CFG_LEVEL),
};
/* Dispatcher 1 registers its handler */
ehf_register_priority_handler(DISP1_PRIO, disp1_handler);
/* Dispatcher 2 registers its handler */
ehf_register_priority_handler(DISP2_PRIO, disp2_handler);
/* Dispatcher 3 registers its handler */
ehf_register_priority_handler(DISP3_PRIO, disp3_handler);
```

See also the Build-time flow and the Run-time flow.

## 4.4.6 Activating and Deactivating priorities

A priority level is said to be *active* when an exception of that priority is being handled: for interrupts, this is implied when the interrupt is acknowledged; for non-interrupt exceptions, such as SErrors or *SDEI explicit dispatches*, this has to be done via calling ehf\_activate\_priority(). See *Run-time flow*.

Conversely, when the dispatcher has reached a logical resolution for the cause of the exception, the corresponding priority level ought to be deactivated. As above, for interrupts, this is implied when the interrupt is EOId in the GIC; for other exceptions, this has to be done via calling ehf\_deactivate\_priority().

Thanks to different provisions for exception delegation, there are potentially more than one work flow for deactivation:

- The dispatcher has addressed the cause of the exception, and decided to take no further action. In this case, the dispatcher's handler deactivates the priority level before returning to the *EHF*. Runtime firmware, upon exit through an ERET, resumes execution before the interrupt occurred.
- The dispatcher has to delegate the execution to lower ELs, and the cause of the exception can be considered resolved only when the lower EL returns signals complete (via an SMC) at a future point in time. The following sequence ensues:
  - 1. The dispatcher calls set jmp() to setup a jump point, and arranges to enter a lower EL upon the next ERET.
  - 2. Through the ensuing ERET from runtime firmware, execution is delegated to a lower EL.
  - 3. The lower EL completes its execution, and signals completion via an SMC.
  - 4. The SMC is handled by the same dispatcher that handled the exception previously. Noticing the conclusion of exception handling, the dispatcher does longjmp() to resume beyond the previous jump point.

As mentioned above, the *EHF* provides the following APIs for activating and deactivating interrupt:

- ehf\_activate\_priority() activates the supplied priority level, but only if the current active priority is higher than the given one; otherwise panics. Also, to prevent interruption by physical interrupts of lower priority, the *EHF* programs the *Priority Mask Register* corresponding to the PE to the priority being activated. Dispatchers typically only need to call this when handling exceptions other than interrupts, and it needs to delegate execution to a lower EL at a desired priority level.
- ehf\_deactivate\_priority() deactivates a given priority, but only if the current active priority is equal to the given one; otherwise panics. *EHF* also restores the *Priority Mask Register* corresponding to the PE to the priority before the call to ehf\_activate\_priority(). Dispatchers typically only need to call this after handling exceptions other than interrupts.

The calling of APIs are subject to allowed *transitions*. See also the *Run-time flow*.

# 4.4.7 Transition of priority levels

The *EHF* APIs ehf\_activate\_priority() and ehf\_deactivate\_priority() can be called to transition the current priority level on a PE. A given sequence of calls to these APIs are subject to the following conditions:

- For activation, the *EHF* only allows for the priority to increase (i.e. numeric value decreases);
- For deactivation, the *EHF* only allows for the priority to decrease (i.e. numeric value increases). Additionally, the priority being deactivated is required to be the current priority.

If these are violated, a panic will result.

#### 4.4.8 Effect on SMC calls

In general, Secure execution is regarded as more important than Non-secure execution. As discussed elsewhere in this document, EL3 execution, and any delegated execution thereafter, has the effect of raising GIC's priority mask—either implicitly by acknowledging Secure interrupts, or when dispatchers call ehf\_activate\_priority(). As a result, Non-secure interrupts cannot preempt any Secure execution.

SMCs from Non-secure world are synchronous exceptions, and are mechanisms for Non-secure world to request Secure services. They're broadly classified as *Fast* or *Yielding* (see SMCCC).

- Fast SMCs are atomic from the caller's point of view. I.e., they return to the caller only when the Secure world has finished serving the request. Any Non-secure interrupts that become pending meanwhile cannot preempt Secure execution.
- Yielding SMCs carry the semantics of a preemptible, lower-priority request. A pending Non-secure interrupt
  can preempt Secure execution handling a Yielding SMC. I.e., the caller might observe a Yielding SMC returning
  when either:
  - 1. Secure world completes the request, and the caller would find SMC\_OK as the return code.
  - A Non-secure interrupt preempts Secure execution. Non-secure interrupt is handled, and Non-secure execution resumes after SMC instruction.

The dispatcher handling a Yielding SMC must provide a different return code to the Non-secure caller to distinguish the latter case. This return code, however, is not standardised (unlike SMC\_UNKNOWN or SMC\_OK, for example), so will vary across dispatchers that handle the request.

For the latter case above, dispatchers before *EHF* expect Non-secure interrupts to be taken to S-EL1<sup>2</sup>, so would get a chance to populate the designated preempted error code before yielding to Non-secure world.

The introduction of *EHF* changes the behaviour as described in *Interrupt handling*.

When *EHF* is enabled, in order to allow Non-secure interrupts to preempt Yielding SMC handling, the dispatcher must call ehf\_allow\_ns\_preemption() API. The API takes one argument, the error code to be returned to the Non-secure world upon getting preempted.

#### 4.4.9 Build-time flow

Please refer to the figure above.

The build-time flow involves the following steps:

- 1. Platform assigns priorities by installing priority level descriptors for individual dispatchers, as described in *Partitioning priority levels*.
- 2. Platform provides interrupt properties to GIC driver, as described in *Programming priority*.
- 3. Dispatcher calling ehf\_register\_priority\_handler() to register an interrupt handler.

Also refer to the *Interrupt handling example*.

<sup>&</sup>lt;sup>2</sup> In case of GICv2, Non-secure interrupts while in S-EL1 were signalled as IRQs, and in case of GICv3, FIQs.

#### 4.4.10 Run-time flow

The following is an example flow for interrupts:

- 1. The GIC driver, during initialization, iterates through the platform-supplied interrupt properties (see *Programming priority*), and configures the interrupts. This programs the appropriate priority and group (Group 0) on interrupts belonging to different dispatchers.
- 2. The *EHF*, during its initialisation, registers a top-level interrupt handler with the *Interrupt Management Framework* for EL3 interrupts. This also results in setting the routing bits in SCR\_EL3.
- 3. When an interrupt belonging to a dispatcher fires, GIC raises an EL3/Group 0 interrupt, and is taken to EL3.
- 4. The top-level EL3 interrupt handler executes. The handler acknowledges the interrupt, reads its *Running Priority*, and from that, determines the dispatcher handler.
- 5. The EHF programs the Priority Mask Register of the PE to the priority of the interrupt received.
- 6. The *EHF* marks that priority level *active*, and jumps to the dispatcher handler.
- 7. Once the dispatcher handler finishes its job, it has to immediately *deactivate* the priority level before returning to the *EHF*. See *deactivation workflows*.

The following is an example flow for exceptions that targets EL3 other than interrupt:

- 1. The platform provides handlers for the specific kind of exception.
- 2. The exception arrives, and the corresponding handler is executed.
- 3. The handler calls ehf\_activate\_priority() to activate the required priority level. This also has the effect of raising GIC priority mask, thus preventing interrupts of lower priority from preempting the handling. The handler may choose to do the handling entirely in EL3 or delegate to a lower EL.
- 4. Once exception handling concludes, the handler calls ehf\_deactivate\_priority() to deactivate the priority level activated earlier. This also has the effect of lowering GIC priority mask to what it was before.

# 4.4.11 Interrupt Prioritisation Considerations

The GIC priority scheme, by design, prioritises Secure interrupts over Normal world ones. The platform further assigns relative priorities amongst Secure dispatchers through *EHF*.

As mentioned in *Partitioning priority levels*, interrupts targeting distinct dispatchers fall in distinct priority levels. Because they're routed via the GIC, interrupt delivery to the PE is subject to GIC prioritisation rules. In particular, when an interrupt is being handled by the PE (i.e., the interrupt is in *Active* state), only interrupts of higher priority are signalled to the PE, even if interrupts of same or lower priority are pending. This has the side effect of one dispatcher being starved of interrupts by virtue of another dispatcher handling its (higher priority) interrupts.

The *EHF* doesn't enforce a particular prioritisation policy, but the platform should carefully consider the assignment of priorities to dispatchers integrated into runtime firmware. The platform should sensibly delineate priority to various dispatchers according to their nature. In particular, dispatchers of critical nature (RAS, for example) should be assigned higher priority than others (*SDEI*, for example); and within *SDEI*, Critical priority *SDEI* should be assigned higher priority than Normal ones.

#### 4.4.12 Limitations

The *EHF* has the following limitations:

- Although there could be up to 128 Secure dispatchers supported by the GIC priority scheme, the size of descriptor array exposed with EHF\_REGISTER\_PRIORITIES() macro is currently limited to 32. This serves most expected use cases. This may be expanded in the future, should use cases demand so.
- The platform must ensure that the priority assigned to the dispatcher in the exception descriptor and the programmed priority of interrupts handled by the dispatcher match. The *EHF* cannot verify that this has been followed.

Copyright (c) 2018-2020, Arm Limited and Contributors. All rights reserved.

# 4.5 Firmware Configuration Framework

This document provides an overview of the *FCONF* framework.

#### 4.5.1 Introduction

The Firmware CONfiguration Framework (*FCONF*) is an abstraction layer for platform specific data, allowing a "property" to be queried and a value retrieved without the requesting entity knowing what backing store is being used to hold the data.

It is used to bridge new and old ways of providing platform-specific data. Today, information like the Chain of Trust is held within several, nested platform-defined tables. In the future, it may be provided as part of a device blob, along with the rest of the information about images to load. Introducing this abstraction layer will make migration easier and will preserve functionality for platforms that cannot / don't want to use device tree.

# 4.5.2 Accessing properties

Properties defined in the *FCONF* are grouped around namespaces and sub-namespaces: a.b.property. Examples namespace can be:

- (TBBR) Chain of Trust data: tbbr.cot.trusted\_boot\_fw\_cert
- (TBBR) dynamic configuration info: tbbr.dyn\_config.disable\_auth
- Arm io policies: arm.io\_policies.bl2\_image
- GICv3 properties: hw\_config.gicv3\_config.gicr\_base

Properties can be accessed with the FCONF\_GET\_PROPERTY(a,b,property) macro.

## 4.5.3 Defining properties

Properties composing the *FCONF* have to be stored in C structures. If properties originate from a different backend source such as a device tree, then the platform has to provide a populate() function which essentially captures the property and stores them into a corresponding *FCONF* based C structure.

Such a populate() function is usually platform specific and is associated with a specific backend source. For example, a populator function which captures the hardware topology of the platform from the HW\_CONFIG device tree. Hence each populate() function must be registered with a specific config\_type identifier. It broadly represents a logical grouping of configuration properties which is usually a device tree file.

#### **Example:**

- FW\_CONFIG: properties related to base address, maximum size and image id of other DTBs etc.
- TB\_FW: properties related to trusted firmware such as IO policies, mbedtls heap info etc.
- HW\_CONFIG: properties related to hardware configuration of the SoC such as topology, GIC controller, PSCI hooks, CPU ID etc.

Hence the populate() callback must be registered to the (FCONF) framework with the FCONF\_REGISTER\_POPULATOR() macro. This ensures that the function would be called inside the generic fconf\_populate() function during initialization.

```
int fconf_populate_topology(uintptr_t config)
{
    /* read hw config dtb and fill soc_topology struct */
}
FCONF_REGISTER_POPULATOR(HW_CONFIG, topology, fconf_populate_topology);
```


Then, a wrapper has to be provided to match the FCONF\_GET\_PROPERTY() macro:

This second level wrapper can be used to remap the FCONF\_GET\_PROPERTY() to anything appropriate: structure, array, function, etc..

To ensure a good interpretation of the properties, this documentation must explain how the properties are described for a specific backend. Refer to the *Properties binding information* section for more information and example.


# 4.5.4 Loading the property device tree

The fconf\_load\_config(image\_id) must be called to load fw\_config and tb\_fw\_config devices tree containing the properties' values. This must be done after the io layer is initialized, as the *DTB* is stored on an external device (FIP).



# 4.5.5 Populating the properties

Once a valid device tree is available, the fconf\_populate(config) function can be used to fill the C data structure with the data from the config *DTB*. This function will call all the populate() callbacks which have been registered with FCONF\_REGISTER\_POPULATOR() as described above.



# 4.5.6 Namespace guidance

As mentioned above, properties are logically grouped around namespaces and sub-namespaces. The following concepts should be considered when adding new properties/namespaces. The framework differentiates two types of properties:

- Properties used inside common code.
- Properties used inside platform specific code.

The first category applies to properties being part of the firmware and shared across multiple platforms. They should be globally accessible and defined inside the lib/fconf directory. The namespace must be chosen to reflect the feature/data abstracted.

#### **Example:**

- TBBR related properties: tbbr.cot.bl2\_id
- Dynamic configuration information: dyn\_cfg.dtb\_info.hw\_config\_id

The second category should represent the majority of the properties defined within the framework: Platform specific properties. They must be accessed only within the platform API and are defined only inside the platform scope. The namespace must contain the platform name under which the properties defined belong.

#### **Example:**

• Arm io framework: arm.io\_policies.bl31\_id

## 4.5.7 Properties binding information

#### **DTB** binding for FCONF properties

This document describes the device tree format of *FCONF* properties. These properties are not related to a specific platform and can be queried from common code.

#### **Dynamic configuration**

The FCONF framework expects a dtb-registry node with the following field:

- compatible [mandatory]
  - value type: <string>
  - Must be the string "fconf,dyn\_cfg-dtb\_registry".

Then a list of subnodes representing a configuration *DTB*, which can be used by *FCONF*. Each subnode should be named according to the information it contains, and must be formed with the following fields:

- load-address [mandatory]
  - value type: <u64>
  - Physical loading base address of the configuration.
- max-size [mandatory]
  - value type: <u32>
  - Maximum size of the configuration.
- id [mandatory]
  - value type: <u32>
  - Image ID of the configuration.

# 4.6 Firmware Update (FWU)

#### 4.6.1 Introduction

This document describes the design of the Firmware Update (FWU) feature, which enables authenticated firmware to update firmware images from external interfaces such as USB, UART, SD-eMMC, NAND, NOR or Ethernet to SoC Non-Volatile memories such as NAND Flash, LPDDR2-NVM or any memory determined by the platform. This feature functions even when the current firmware in the system is corrupt or missing; it therefore may be used as a recovery mode. It may also be complemented by other, higher level firmware update software.

FWU implements a specific part of the Trusted Board Boot Requirements (TBBR) specification, Arm DEN0006C-1. It should be used in conjunction with the *Trusted Board Boot* design document, which describes the image authentication parts of the Trusted Firmware-A (TF-A) TBBR implementation.

#### Scope

This document describes the secure world FWU design. It is beyond its scope to describe how normal world FWU images should operate. To implement normal world FWU images, please refer to the "Non-Trusted Firmware Updater" requirements in the TBBR.

#### 4.6.2 FWU Overview

The FWU boot flow is primarily mediated by BL1. Since BL1 executes in ROM, and it is usually desirable to minimize the amount of ROM code, the design allows some parts of FWU to be implemented in other secure and normal world images. Platform code may choose which parts are implemented in which images but the general expectation is:


- BL1 handles:
  - Detection and initiation of the FWU boot flow.
  - Copying images from non-secure to secure memory
  - FWU image authentication
  - Context switching between the normal and secure world during the FWU process.
- Other secure world FWU images handle platform initialization required by the FWU process.
- Normal world FWU images handle loading of firmware images from external interfaces to non-secure memory.

The primary requirements of the FWU feature are:

- 1. Export a BL1 SMC interface to interoperate with other FWU images executing at other Exception Levels.
- 2. Export a platform interface to provide FWU common code with the information it needs, and to enable platform specific FWU functionality. See the *Porting Guide* for details of this interface.

TF-A uses abbreviated image terminology for FWU images like for other TF-A images. See the *Image Terminology* document for an explanation of these terms.

The following diagram shows the FWU boot flow for Arm development platforms. Arm CSS platforms like Juno have a System Control Processor (SCP), and these use all defined FWU images. Other platforms may use a subset of these.



## Firmware Update Boot Flow for ARM Development Platforms

# 4.6.3 Image Identification

Each FWU image and certificate is identified by a unique ID, defined by the platform, which BL1 uses to fetch an image descriptor (image\_desc\_t) via a call to bl1\_plat\_get\_image\_desc(). The same ID is also used to prepare the Chain of Trust (Refer to the *Authentication Framework & Chain of Trust* document for more information).

The image descriptor includes the following information:

- Executable or non-executable image. This indicates whether the normal world is permitted to request execution of a secure world FWU image (after authentication). Secure world certificates and non-AP images are examples of non-executable images.
- Secure or non-secure image. This indicates whether the image is authenticated/executed in secure or non-secure memory.
- Image base address and size.

- Image entry point configuration (an entry\_point\_info\_t).
- FWU image state.


BL1 uses the FWU image descriptors to:

- Validate the arguments of FWU SMCs
- Manage the state of the FWU process
- Initialize the execution state of the next FWU image.

#### 4.6.4 FWU State Machine

BL1 maintains state for each FWU image during FWU execution. FWU images at lower Exception Levels raise SMCs to invoke FWU functionality in BL1, which causes BL1 to update its FWU image state. The BL1 image states and valid state transitions are shown in the diagram below. Note that secure images have a more complex state machine than non-secure images.

#### FWU State Machine



The following is a brief description of the supported states:

- RESET: This is the initial state of every image at the start of FWU. Authentication failure also leads to this state. A secure image may yield to this state if it has completed execution. It can also be reached by using FWU\_SMC\_IMAGE\_RESET.
- COPYING: This is the state of a secure image while BL1 is copying it in blocks from non-secure to secure memory.

- COPIED: This is the state of a secure image when BL1 has completed copying it to secure memory.
- AUTHENTICATED: This is the state of an image when BL1 has successfully authenticated it.
- EXECUTED: This is the state of a secure, executable image when BL1 has passed execution control to it.
- INTERRUPTED: This is the state of a secure, executable image after it has requested BL1 to resume normal world execution.

#### 4.6.5 BL1 SMC Interface

#### **BL1 SMC CALL COUNT**

```
Arguments:
    uint32_t function ID : 0x0

Return:
    uint32_t
```

This SMC returns the number of SMCs supported by BL1.

#### **BL1 SMC UID**

```
Arguments:
    uint32_t function ID : 0x1

Return:
    UUID : 32 bits in each of w0-w3 (or r0-r3 for AArch32 callers)
```

This SMC returns the 128-bit Universally Unique Identifier for the BL1 SMC service.

#### **BL1\_SMC\_VERSION**

```
Argument:
    uint32_t function ID : 0x3

Return:
    uint32_t : Bits [31:16] Major Version
        Bits [15:0] Minor Version
```

This SMC returns the current version of the BL1 SMC service.

#### **BL1\_SMC\_RUN\_IMAGE**

(continues on next page)

(continued from previous page)

```
Pre-conditions:
   if (normal world caller) synchronous exception
   if (ep_info not EL3) synchronous exception
```

This SMC passes execution control to an EL3 image described by the provided entry\_point\_info\_t structure. In the normal TF-A boot flow, BL2 invokes this SMC for BL1 to pass execution control to BL31.

#### FWU SMC IMAGE COPY

```
Arguments:
                 function ID: 0x10
   uint32_t
   unsigned int image_id
   uintptr_t
                 image_addr
   unsigned int block_size
   unsigned int image_size
Return:
    int : 0 (Success)
        : -ENOMEM
        : - EPERM
Pre-conditions:
   if (image_id is invalid) return -EPERM
   if (image_id is non-secure image) return -EPERM
   if (image_id state is not (RESET or COPYING)) return -EPERM
   if (secure world caller) return -EPERM
   if (image_addr + block_size overflows) return -ENOMEM
   if (image destination address + image_size overflows) return -ENOMEM
   if (source block is in secure memory) return -ENOMEM
   if (source block is not mapped into BL1) return -ENOMEM
   if (image_size > free secure memory) return -ENOMEM
   if (image overlaps another image) return - EPERM
```

This SMC copies the secure image indicated by image\_id from non-secure memory to secure memory for later authentication. The image may be copied in a single block or multiple blocks. In either case, the total size of the image must be provided in image\_size when invoking this SMC for the first time for each image; it is ignored in subsequent calls (if any) for the same image.

The image\_addr and block\_size specify the source memory block to copy from. The destination address is provided by the platform code.

If block\_size is greater than the amount of remaining bytes to copy for this image then the former is truncated to the latter. The copy operation is then considered as complete and the FWU state machine transitions to the "COPIED" state. If there is still more to copy, the FWU state machine stays in or transitions to the COPYING state (depending on the previous state).

When using multiple blocks, the source blocks do not necessarily need to be in contiguous memory.

Once the SMC is handled, BL1 returns from exception to the normal world caller.

#### **FWU SMC IMAGE AUTH**

```
Arguments:
                 function ID: 0x11
   uint32_t
   unsigned int image_id
   uintptr_t
                 image_addr
   unsigned int image_size
Return:
    int : 0 (Success)
        : -ENOMEM
        : -EPERM
        : -FAUTH
Pre-conditions:
   if (image_id is invalid) return -EPERM
    if (secure world caller)
        if (image_id state is not RESET) return -EPERM
        if (image_addr/image_size is not mapped into BL1) return -ENOMEM
    else // normal world caller
        if (image_id is secure image)
            if (image_id state is not COPIED) return -EPERM
        else // image_id is non-secure image
            if (image_id state is not RESET) return -EPERM
            if (image_addr/image_size is in secure memory) return -ENOMEM
            if (image_addr/image_size not mapped into BL1) return -ENOMEM
```

This SMC authenticates the image specified by image\_id. If the image is in the RESET state, BL1 authenticates the image in place using the provided image\_addr and image\_size. If the image is a secure image in the COPIED state, BL1 authenticates the image from the secure memory that BL1 previously copied the image into.

BL1 returns from exception to the caller. If authentication succeeds then BL1 sets the image state to AUTHENTI-CATED. If authentication fails then BL1 returns the -EAUTH error and sets the image state back to RESET.

#### FWU\_SMC\_IMAGE\_EXECUTE

This SMC initiates execution of a previously authenticated image specified by image\_id, in the other security world to the caller. The current implementation only supports normal world callers initiating execution of a secure world image.

BL1 saves the normal world caller's context, sets the secure image state to EXECUTED, and returns from exception to the secure image.

#### **FWU SMC IMAGE RESUME**

This SMC resumes execution in the other security world while there is a secure image in the EXE-CUTED/INTERRUPTED state.

For normal world callers, BL1 sets the previously interrupted secure image state to EXECUTED. For secure world callers, BL1 sets the previously executing secure image state to INTERRUPTED. In either case, BL1 saves the calling world's context, restores the resuming world's context and returns from exception into the resuming world. If the call is successful then the caller provided <code>image\_param</code> is returned to the resumed world, otherwise an error code is returned to the caller.

#### FWU SMC SEC IMAGE DONE

```
Arguments:
    uint32_t function ID : 0x14

Return:
    int : 0 (Success)
        : -EPERM

Pre-conditions:
    if (normal world caller) return -EPERM
```

This SMC indicates completion of a previously executing secure image.

BL1 sets the previously executing secure image state to the RESET state, restores the normal world context and returns from exception into the normal world.

#### FWU SMC UPDATE DONE

```
Arguments:
    uint32_t    function ID : 0x15
    register_t client_cookie

Return:
    N/A
```

This SMC completes the firmware update process. BL1 calls the platform specific function bl1\_plat\_fwu\_done, passing the optional argument client\_cookie as a void \*. The SMC does not return.

#### **FWU SMC IMAGE RESET**

This SMC sets the state of an image to RESET and zeroes the memory used by it.

This is only allowed if the image is not being executed.

Copyright (c) 2015-2019, Arm Limited and Contributors. All rights reserved.

# 4.7 Measured Boot Driver (MBD)

#### 4.7.1 Properties binding information

#### **DTB** binding for Event Log properties

This document describes the device tree format of Event Log properties. These properties are not related to a specific platform and can be queried from common code.

#### **Dynamic configuration for Event Log**

Measured Boot driver expects a *tpm\_event\_log* node with the following field in 'nt\_fw\_config' and 'tsp\_fw\_config' DTS files:

- compatible [mandatory]
  - value type: <string>
  - Must be the string "arm,tpm\_event\_log".

Then a list of properties representing Event Log configuration, which can be used by Measured Boot driver. Each property is named according to the information it contains:

- tpm\_event\_log\_sm\_addr [fvp\_nt\_fw\_config.dts with OP-TEE]
  - value type: <u64>
  - Event Log base address in secure memory.

Note. Currently OP-TEE does not support reading DTBs from Secure memory and this property should be removed when this feature is supported.

- tpm\_event\_log\_addr [mandatory]
  - value type: <u64>
  - Event Log base address in non-secure memory.
- tpm\_event\_log\_size [mandatory]
  - value type: <u32>
  - Event Log size.

# 4.8 Platform Interrupt Controller API

This document lists the optional platform interrupt controller API that abstracts the runtime configuration and control of interrupt controller from the generic code. The mandatory APIs are described in the *Porting Guide*.

## 4.8.1 Function: unsigned int plat ic get running priority(void); [optional]

Argument : void
Return : unsigned int

This API should return the priority of the interrupt the PE is currently servicing. This must be be called only after an interrupt has already been acknowledged via plat\_ic\_acknowledge\_interrupt.

In the case of Arm standard platforms using GIC, the *Running Priority Register* is read to determine the priority of the interrupt.

# 4.8.2 Function: int plat ic is spi(unsigned int id); [optional]

Argument : unsigned int
Return : int

The API should return whether the interrupt ID (first parameter) is categorized as a Shared Peripheral Interrupt. Shared Peripheral Interrupts are typically associated to system-wide peripherals, and these interrupts can target any PE in the system.

# 4.8.3 Function: int plat\_ic\_is\_ppi(unsigned int id); [optional]

Argument : unsigned int
Return : int

The API should return whether the interrupt ID (first parameter) is categorized as a Private Peripheral Interrupt. Private Peripheral Interrupts are typically associated with peripherals that are private to each PE. Interrupts from private peripherals target to that PE only.

# 4.8.4 Function: int plat ic is sgi(unsigned int id); [optional]

Argument : unsigned int
Return : int

The API should return whether the interrupt ID (first parameter) is categorized as a Software Generated Interrupt. Software Generated Interrupts are raised by explicit programming by software, and are typically used in inter-PE communication. Secure SGIs are reserved for use by Secure world software.

# 4.8.5 Function: unsigned int plat\_ic\_get\_interrupt\_active(unsigned int id); [optional]

Argument : unsigned int
Return : int

This API should return the active status of the interrupt ID specified by the first parameter, id.

In case of Arm standard platforms using GIC, the implementation of the API reads the GIC *Set Active Register* to read and return the active status of the interrupt.

# 4.8.6 Function: void plat\_ic\_enable\_interrupt(unsigned int id); [optional]

Argument : unsigned int
Return : void

This API should enable the interrupt ID specified by the first parameter, id. PEs in the system are expected to receive only enabled interrupts.

In case of Arm standard platforms using GIC, the implementation of the API inserts barrier to make memory updates visible before enabling interrupt, and then writes to GIC *Set Enable Register* to enable the interrupt.

# 4.8.7 Function: void plat\_ic\_disable\_interrupt(unsigned int id); [optional]

Argument : unsigned int
Return : void

This API should disable the interrupt ID specified by the first parameter, id. PEs in the system are not expected to receive disabled interrupts.

In case of Arm standard platforms using GIC, the implementation of the API writes to GIC *Clear Enable Register* to disable the interrupt, and inserts barrier to make memory updates visible afterwards.

# 4.8.8 Function: void plat\_ic\_set\_interrupt\_priority(unsigned int id, unsigned int priority); [optional]

Argument : unsigned int
Argument : unsigned int
Return : void

This API should set the priority of the interrupt specified by first parameter id to the value set by the second parameter priority.

In case of Arm standard platforms using GIC, the implementation of the API writes to GIC *Priority Register* set interrupt priority.

# 4.8.9 Function: int plat ic has interrupt type(unsigned int type); [optional]

```
Argument : unsigned int
Return : int
```

This API should return whether the platform supports a given interrupt type. The parameter type shall be one of INTR\_TYPE\_EL3, INTR\_TYPE\_S\_EL1, or INTR\_TYPE\_NS.

In case of Arm standard platforms using GICv3, the implementation of the API returns 1 for all interrupt types.

In case of Arm standard platforms using GICv2, the API always return 1 for INTR\_TYPE\_NS. Return value for other types depends on the value of build option GICv2\_G0\_F0R\_EL3:

- For interrupt type INTR\_TYPE\_EL3:
  - When GICV2\_G0\_FOR\_EL3 is 0, it returns 0, indicating no support for EL3 interrupts.
  - When GICV2\_G0\_FOR\_EL3 is 1, it returns 1, indicating support for EL3 interrupts.
- For interrupt type INTR\_TYPE\_S\_EL1:
  - When GICV2\_G0\_F0R\_EL3 is 0, it returns 1, indicating support for Secure EL1 interrupts.
  - When GICV2\_G0\_FOR\_EL3 is 1, it returns 0, indicating no support for Secure EL1 interrupts.

# 4.8.10 Function: void plat\_ic\_set\_interrupt\_type(unsigned int id, unsigned int type); [optional]

```
Argument : unsigned int
Argument : unsigned int
Return : void
```

This API should set the interrupt specified by first parameter id to the type specified by second parameter type. The type parameter can be one of:

- INTR\_TYPE\_NS: interrupt is meant to be consumed by the Non-secure world.
- INTR\_TYPE\_S\_EL1: interrupt is meant to be consumed by Secure EL1.
- INTR\_TYPE\_EL3: interrupt is meant to be consumed by EL3.

In case of Arm standard platforms using GIC, the implementation of the API writes to the GIC *Group Register* and *Group Modifier Register* (only GICv3) to assign the interrupt to the right group.

For GICv3:

- INTR\_TYPE\_NS maps to Group 1 interrupt.
- INTR\_TYPE\_S\_EL1 maps to Secure Group 1 interrupt.
- INTR\_TYPE\_EL3 maps to Secure Group 0 interrupt.

#### For GICv2:

- INTR\_TYPE\_NS maps to Group 1 interrupt.
- When the build option GICV2\_G0\_FOR\_EL3 is set to 0 (the default), INTR\_TYPE\_S\_EL1 maps to Group 0. Otherwise, INTR\_TYPE\_EL3 maps to Group 0 interrupt.

# 4.8.11 Function: void plat\_ic\_raise\_el3\_sgi(int sgi\_num, u\_register\_t target); [optional]

```
Argument : int
Argument : u_register_t
Return : void
```

This API should raise an EL3 SGI. The first parameter, sgi\_num, specifies the ID of the SGI. The second parameter, target, must be the MPIDR of the target PE.

In case of Arm standard platforms using GIC, the implementation of the API inserts barrier to make memory updates visible before raising SGI, then writes to appropriate *SGI Register* in order to raise the EL3 SGI.

# 4.8.12 Function: void plat\_ic\_set\_spi\_routing(unsigned int id, unsigned int routing\_mode, u\_register\_t mpidr); [optional]

```
Argument : unsigned int
Argument : unsigned int
Argument : u_register_t
Return : void
```

This API should set the routing mode of Share Peripheral Interrupt (SPI) specified by first parameter id to that specified by the second parameter routing\_mode.

The routing\_mode parameter can be one of:

- INTR\_ROUTING\_MODE\_ANY means the interrupt can be routed to any PE in the system. The mpidr parameter is ignored in this case.
- INTR\_ROUTING\_MODE\_PE means the interrupt is routed to the PE whose MPIDR value is specified by the parameter mpidr.

In case of Arm standard platforms using GIC, the implementation of the API writes to the GIC *Target Register* (GICv2) or *Route Register* (GICv3) to set the routing.

## 4.8.13 Function: void plat ic set interrupt pending(unsigned int id); [optional]

Argument : unsigned int
Return : void

This API should set the interrupt specified by first parameter id to *Pending*.

In case of Arm standard platforms using GIC, the implementation of the API inserts barrier to make memory updates visible before setting interrupt pending, and writes to the GIC *Set Pending Register* to set the interrupt pending status.

# 4.8.14 Function: void plat\_ic\_clear\_interrupt\_pending(unsigned int id); [optional]

Argument : unsigned int
Return : void

This API should clear the *Pending* status of the interrupt specified by first parameter id.

In case of Arm standard platforms using GIC, the implementation of the API writes to the GIC *Clear Pending Register* to clear the interrupt pending status, and inserts barrier to make memory updates visible afterwards.

# 4.8.15 Function: unsigned int plat\_ic\_set\_priority\_mask(unsigned int id); [optional]

Argument : unsigned int
Return : int

This API should set the priority mask (first parameter) in the interrupt controller such that only interrupts of higher priority than the supplied one may be signalled to the PE. The API should return the current priority value that it's overwriting.

In case of Arm standard platforms using GIC, the implementation of the API inserts to order memory updates before updating mask, then writes to the GIC *Priority Mask Register*, and make sure memory updates are visible before potential trigger due to mask update.

# 4.8.16 Function: unsigned int plat\_ic\_get\_interrupt\_id(unsigned int raw); [optional]

Argument : unsigned int
Return : unsigned int

This API should extract and return the interrupt number from the raw value obtained by the acknowledging the interrupt (read using plat\_ic\_acknowledge\_interrupt()). If the interrupt ID is invalid, this API should return INTR\_ID\_UNAVAILABLE.

In case of Arm standard platforms using GIC, the implementation of the API masks out the interrupt ID field from the acknowledged value from GIC.

Copyright (c) 2017-2019, Arm Limited and Contributors. All rights reserved.

# 4.9 Reliability, Availability, and Serviceability (RAS) Extensions

This document describes *TF-A* support for Arm Reliability, Availability, and Serviceability (RAS) extensions. RAS is a mandatory extension for Armv8.2 and later CPUs, and also an optional extension to the base Armv8.0 architecture.

In conjunction with the *EHF*, support for RAS extension enables firmware-first paradigm for handling platform errors: exceptions resulting from errors are routed to and handled in EL3. Said errors are Synchronous External Abort (SEA), Asynchronous External Abort (signalled as SErrors), Fault Handling and Error Recovery interrupts. The *EHF* document mentions various *error handling use-cases*.

For the description of Arm RAS extensions, Standard Error Records, and the precise definition of RAS terminology, please refer to the Arm Architecture Reference Manual. The rest of this document assumes familiarity with architecture and terminology.

#### 4.9.1 Overview

As mentioned above, the RAS support in *TF-A* enables routing to and handling of exceptions resulting from platform errors in EL3. It allows the platform to define an External Abort handler, and to register RAS nodes and interrupts. RAS framework also provides *helpers* for accessing Standard Error Records as introduced by the RAS extensions.

The build option RAS\_EXTENSION when set to 1 includes the RAS in run time firmware; EL3\_EXCEPTION\_HANDLING and HANDLE\_EA\_EL3\_FIRST must also be set 1. RAS\_TRAP\_LOWER\_EL\_ERR\_ACCESS controls the access to the RAS error record registers from lower ELs.

See more on Engaging the RAS framework.

#### 4.9.2 Platform APIs

The RAS framework allows the platform to define handlers for External Abort, Uncontainable Errors, Double Fault, and errors rising from EL3 execution. Please refer to *RAS Porting Guide*.

# 4.9.3 Registering RAS error records

RAS nodes are components in the system capable of signalling errors to PEs through one one of the notification mechanisms—SEAs, SErrors, or interrupts. RAS nodes contain one or more error records, which are registers through which the nodes advertise various properties of the signalled error. Arm recommends that error records are implemented in the Standard Error Record format. The RAS architecture allows for error records to be accessible via system or memory-mapped registers.

The platform should enumerate the error records providing for each of them:

- A handler to probe error records for errors;
- When the probing identifies an error, a handler to handle it;
- For memory-mapped error record, its base address and size in KB; for a system register-accessed record, the start index of the record and number of continuous records from that index;
- Any node-specific auxiliary data.

With this information supplied, when the run time firmware receives one of the notification mechanisms, the RAS framework can iterate through and probe error records for error, and invoke the appropriate handler to handle it.

The RAS framework provides the macros to populate error record information. The macros are versioned, and the latest version as of this writing is 1. These macros create a structure of type struct err\_record\_info from its arguments, which are later passed to probe and error handlers.

For memory-mapped error records:

```
ERR_RECORD_MEMMAP_V1(base_addr, size_num_k, probe, handler, aux)
```

And, for system register ones:

```
ERR_RECORD_SYSREG_V1(idx_start, num_idx, probe, handler, aux)
```

The probe handler must have the following prototype:

The probe handler must return a non-zero value if an error was detected, or 0 otherwise. The probe\_data output parameter can be used to pass any useful information resulting from probe to the error handler (see *below*). For example, it could return the index of the record.

The error handler must have the following prototype:

The data constant parameter describes the various properties of the error, including the reason for the error, exception syndrome, and also flags, cookie, and handle parameters from the *top-level exception handler*.

The platform is expected populate an array using the macros above, and register the it with the RAS framework using the macro REGISTER\_ERR\_RECORD\_INFO(), passing it the name of the array describing the records. Note that the macro must be used in the same file where the array is defined.

#### **Standard Error Record helpers**

The *TF-A* RAS framework provides probe handlers for Standard Error Records, for both memory-mapped and System Register accesses:

When the platform enumerates error records, for those records in the Standard Error Record format, these helpers maybe used instead of rolling out their own. Both helpers above:

- Return non-zero value when an error is detected in a Standard Error Record;
- Set probe\_data to the index of the error record upon detecting an error.

## 4.9.4 Registering RAS interrupts

RAS nodes can signal errors to the PE by raising Fault Handling and/or Error Recovery interrupts. For the firmware-first handling paradigm for interrupts to work, the platform must setup and register with *EHF*. See *Interaction with Exception Handling Framework*.

For each RAS interrupt, the platform has to provide structure of type struct ras\_interrupt:

- Interrupt number:
- The associated error record information (pointer to the corresponding struct err\_record\_info);
- Optionally, a cookie.

The platform is expected to define an array of struct ras\_interrupt, and register it with the RAS framework using the macro REGISTER\_RAS\_INTERRUPTS(), passing it the name of the array. Note that the macro must be used in the same file where the array is defined.

The array of struct ras\_interrupt must be sorted in the increasing order of interrupt number. This allows for fast look of handlers in order to service RAS interrupts.

## 4.9.5 Double-fault handling

A Double Fault condition arises when an error is signalled to the PE while handling of a previously signalled error is still underway. When a Double Fault condition arises, the Arm RAS extensions only require for handler to perform orderly shutdown of the system, as recovery may be impossible.

The RAS extensions part of Armv8.4 introduced new architectural features to deal with Double Fault conditions, specifically, the introduction of NMEA and EASE bits to SCR\_EL3 register. These were introduced to assist EL3 software which runs part of its entry/exit routines with exceptions momentarily masked—meaning, in such systems, External Aborts/SErrors are not immediately handled when they occur, but only after the exceptions are unmasked again.

*TF-A*, for legacy reasons, executes entire EL3 with all exceptions unmasked. This means that all exceptions routed to EL3 are handled immediately. *TF-A* thus is able to detect a Double Fault conditions in software, without needing the intended advantages of Armv8.4 Double Fault architecture extensions.

Double faults are fatal, and terminate at the platform double fault handler, and doesn't return.

# 4.9.6 Engaging the RAS framework

Enabling RAS support is a platform choice constructed from three distinct, but related, build options:

- RAS\_EXTENSION=1 includes the RAS framework in the run time firmware;
- EL3\_EXCEPTION\_HANDLING=1 enables handling of exceptions at EL3. See *Interaction with Exception Handling Framework*;
- HANDLE\_EA\_EL3\_FIRST=1 enables routing of External Aborts and SErrors to EL3.

The RAS support in *TF-A* introduces a default implementation of plat\_ea\_handler, the External Abort handler in EL3. When RAS\_EXTENSION is set to 1, it'll first call ras\_ea\_handler() function, which is the top-level RAS exception handler. ras\_ea\_handler is responsible for iterating to through platform-supplied error records, probe them, and when an error is identified, look up and invoke the corresponding error handler.

Note that, if the platform chooses to override the plat\_ea\_handler function and intend to use the RAS framework, it must explicitly call ras\_ea\_handler() from within.

Similarly, for RAS interrupts, the framework defines ras\_interrupt\_handler(). The RAS framework arranges for it to be invoked when a RAS interrupt taken at EL3. The function bisects the platform-supplied sorted array of

interrupts to look up the error record information associated with the interrupt number. That error handler for that record is then invoked to handle the error.

## 4.9.7 Interaction with Exception Handling Framework

As mentioned in earlier sections, RAS framework interacts with the *EHF* to arbitrate handling of RAS exceptions with others that are routed to EL3. This means that the platform must partition a *priority level* for handling RAS exceptions. The platform must then define the macro PLAT\_RAS\_PRI to the priority level used for RAS exceptions. Platforms would typically want to allocate the highest secure priority for RAS handling.

Handling of both *interrupt* and *non-interrupt* exceptions follow the sequences outlined in the *EHF* documentation. I.e., for interrupts, the priority management is implicit; but for non-interrupt exceptions, they're explicit using *EHF APIs*.

Copyright (c) 2018-2019, Arm Limited and Contributors. All rights reserved.

# 4.10 Library at ROM


This document provides an overview of the "library at ROM" implementation in Trusted Firmware-A (TF-A).

#### 4.10.1 Introduction

The "library at ROM" feature allows platforms to build a library of functions to be placed in ROM. This reduces SRAM usage by utilising the available space in ROM. The "library at ROM" contains a jump table with the list of functions that are placed in ROM. The capabilities of the "library at ROM" are:

- 1. Functions can be from one or several libraries.
- 2. Functions can be patched after they have been programmed into ROM.
- 3. Platform-specific libraries can be placed in ROM.
- 4. Functions can be accessed by one or more BL images.

# 4.10.2 Index file



Library at ROM is described by an index file with the list of functions to be placed in ROM. The index file is platform specific and its format is:

```
lib function [patch]

lib -- Name of the library the function belongs to function -- Name of the function to be placed in library at ROM [patch] -- Option to patch the function
```

It is also possible to insert reserved spaces in the list by using the keyword "reserved" rather than the "lib" and "function" names as shown below:


```
reserved
```

The reserved spaces can be used to add more functions in the future without affecting the order and location of functions already existing in the jump table. Also, for additional flexibility and modularity, the index file can include other index files.

For an index file example, refer to lib/romlib/jmptbl.i.

### 4.10.3 Wrapper functions

stdio.a



When invoking a function of the "library at ROM", the calling sequence is as follows:

BL image -> wrapper function -> jump table entry -> library at ROM

The index file is used to create a jump table which is placed in ROM. Then, the wrappers refer to the jump table to call the "library at ROM" functions. The wrappers essentially contain a branch instruction to the jump table entry corresponding to the original function. Finally, the original function in the BL image(s) is replaced with the wrapper function.

The "library at ROM" contains a necessary init function that initialises the global variables defined by the functions inside "library at ROM".

# 4.10.4 Script

There is a romlib\_generate.py Python script that generates the necessary files for the "library at ROM" to work. It implements multiple functions:

- 1. romlib\_generate.py gentbl [args] Generates the jump table by parsing the index file.
- 2. romlib\_generator.py genvar [args] Generates the jump table global variable (**not** the jump table itself) with the absolute address in ROM. This global variable is, basically, a pointer to the jump table.
- 3. romlib\_generator.py genwrappers [args] Generates a wrapper function for each entry in the index file except for the ones that contain the keyword patch. The generated wrapper file is called <fn\_name>.s.
- 4. romlib\_generator.py pre [args] Preprocesses the index file which means it resolves all the include commands in the file recursively. It can also generate a dependency file of the included index files which can be directly used in makefiles.

Each romlib\_generate.py function has its own manual which is accessible by runing romlib\_generator.py [function] --help.

romlib\_generate.py requires Python 3 environment.

# 4.10.5 Patching of functions in library at ROM

The romlib\_generator.py genwrappers does not generate wrappers for the entries in the index file that contain the keyword patch. Thus, it allows calling the function from the actual library by breaking the link to the "library at ROM" version of this function.

The calling sequence for a patched function is as follows:

BL image -> function

# 4.10.6 Memory impact

Using library at ROM will modify the memory layout of the BL images:

- The ROM library needs a page aligned RAM section to hold the RW data. This section is defined by the ROM-LIB\_RW\_BASE and ROMLIB\_RW\_END macros. On Arm platforms a section of 1 page (0x1000) is allocated at the top of SRAM. This will have for effect to shift down all the BL images by 1 page.
- Depending on the functions moved to the ROM library, the size of the BL images will be reduced. For example: moving MbedTLS function into the ROM library reduces BL1 and BL2, but not BL31.
- This change in BL images size can be taken into consideration to optimize the memory layout when defining the BLx BASE macros.

# 4.10.7 Build library at ROM

The environment variable CROSS\_COMPILE must be set appropriately. Refer to *Performing an Initial Build* for more information about setting this variable.

In the below example the usage of ROMLIB together with mbed TLS is demonstrated to showcase the benefits of library at ROM - it's not mandatory.

```
make PLAT=fvp
MBEDTLS_DIR=</path/to/mbedtls/>
TRUSTED_BOARD_BOOT=1 GENERATE_COT=1
ARM_ROTPK_LOCATION=devel_rsa
ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_rsa.pem
BL33=</path/to/bl33.bin>
USE_ROMLIB=1
all fip
```

Copyright (c) 2019, Arm Limited. All rights reserved.

# 4.11 SDEI: Software Delegated Exception Interface

This document provides an overview of the SDEI dispatcher implementation in Trusted Firmware-A (TF-A).


# 4.11.1 Introduction

Software Delegated Exception Interface (*SDEI*) is an Arm specification for Non-secure world to register handlers with firmware to receive notifications about system events. Firmware will first receive the system events by way of asynchronous exceptions and, in response, arranges for the registered handler to execute in the Non-secure EL.

Normal world software that interacts with the SDEI dispatcher (makes SDEI requests and receives notifications) is referred to as the *SDEI Client*. A client receives the event notification at the registered handler even when it was executing with exceptions masked. The list of SDEI events available to the client are specific to the platform<sup>1</sup>. See also *Determining client EL*.

The following figure depicts a general sequence involving SDEI client executing at EL2 and an event dispatch resulting from the triggering of a bound interrupt. A commentary is provided below:

<sup>&</sup>lt;sup>1</sup> Except event 0, which is defined by the SDEI specification as a standard event.



As part of initialisation, the SDEI client binds a Non-secure interrupt [1], and the SDEI dispatcher returns a platform dynamic event number [2]. The client then registers a handler for that event [3], enables the event [5], and unmasks all events on the current PE [7]. This sequence is typical of an SDEI client, but it may involve additional SDEI calls.

At a later point in time, when the bound interrupt triggers [9], it's trapped to EL3. The interrupt is handed over to the SDEI dispatcher, which then arranges to execute the registered handler [10]. The client terminates its execution with SDEI\_EVENT\_COMPLETE [11], following which the dispatcher resumes the original EL2 execution [13]. Note that the SDEI interrupt remains active until the client handler completes, at which point EL3 does EOI [12].

Other than events bound to interrupts, as depicted in the sequence above, SDEI events can be explicitly dispatched in response to other exceptions, for example, upon receiving an SError or Synchronous External Abort. See Explicit dispatch of events.

The remainder of this document only discusses the design and implementation of SDEI dispatcher in TF-A, and assumes that the reader is familiar with the SDEI specification, the interfaces, and their requirements.

# 4.11.2 Defining events

A platform choosing to include the SDEI dispatcher must also define the events available on the platform, along with their attributes.

The platform is expected to provide two arrays of event descriptors: one for private events, and another for shared events. The SDEI dispatcher provides SDEI\_PRIVATE\_EVENT() and SDEI\_SHARED\_EVENT() macros to populate the event descriptors. Both macros take 3 arguments:

- The event number: this must be a positive 32-bit integer.
- For an event that has a backing interrupt, the interrupt number the event is bound to:
  - If it's not applicable to an event, this shall be left as **0**.
  - If the event is dynamic, this should be specified as SDEI\_DYN\_IRQ.
- A bit map of *Event flags*.

To define event 0, the macro SDEI\_DEFINE\_EVENT\_0() should be used. This macro takes only one parameter: an SGI number to signal other PEs.

To define an event that's meant to be explicitly dispatched (i.e., not as a result of receiving an SDEI interrupt), the macro SDEI\_EXPLICIT\_EVENT() should be used. It accepts two parameters:

- The event number (as above);
- Event priority: SDEI\_MAPF\_CRITICAL or SDEI\_MAPF\_NORMAL, as described below.

Once the event descriptor arrays are defined, they should be exported to the SDEI dispatcher using the REGISTER\_SDEI\_MAP() macro, passing it the pointers to the private and shared event descriptor arrays, respectively. Note that the REGISTER\_SDEI\_MAP() macro must be used in the same file where the arrays are defined.

Regarding event descriptors:

- For Event 0:
  - There must be exactly one descriptor in the private array, and none in the shared array.
  - The event should be defined using SDEI\_DEFINE\_EVENT\_0().
  - Must be bound to a Secure SGI on the platform.
- Explicit events should only be used in the private array.
- Statically bound shared and private interrupts must be bound to shared and private interrupts on the platform, respectively. See the section on *Configuration within Exception Handling Framework*.
- Both arrays should be one-dimensional. The REGISTER\_SDEI\_MAP() macro takes care of replicating private events for each PE on the platform.
- Both arrays must be sorted in the increasing order of event number.

The SDEI specification doesn't have provisions for discovery of available events on the platform. The list of events made available to the client, along with their semantics, have to be communicated out of band; for example, through Device Trees or firmware configuration tables.

See also Event definition example.

#### **Event flags**

Event flags describe the properties of the event. They are bit maps that can be ORed to form parameters to macros that define events (see *Defining events*).

- SDEI\_MAPF\_DYNAMIC: Marks the event as dynamic. Dynamic events can be bound to (or released from) any Non-secure interrupt at runtime via the SDEI\_INTERRUPT\_BIND and SDEI\_INTERRUPT\_RELEASE calls.
- SDEI\_MAPF\_BOUND: Marks the event as statically bound to an interrupt. These events cannot be re-bound at runtime.
- SDEI\_MAPF\_NORMAL: Marks the event as having *Normal* priority. This is the default priority.
- SDEI\_MAPF\_CRITICAL: Marks the event as having *Critical* priority.

# 4.11.3 Event definition example

```
static sdei_ev_map_t plat_private_sdei[] = {
     /* Event 0 definition */
     SDEI_DEFINE_EVENT_0(8),
     /* PPI */
     SDEI_PRIVATE_EVENT(8, 23, SDEI_MAPF_BOUND),
     /* Dynamic private events */
     SDEI_PRIVATE_EVENT(100, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC),
     SDEI_PRIVATE_EVENT(101, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC)
     /* Events for explicit dispatch */
     SDEI_EXPLICIT_EVENT(2000, SDEI_MAPF_NORMAL);
     SDEI_EXPLICIT_EVENT(2000, SDEI_MAPF_CRITICAL);
};
/* Shared event mappings */
static sdei_ev_map_t plat_shared_sdei[] = {
     SDEI_SHARED_EVENT(804, 0, SDEI_MAPF_DYNAMIC),
     /* Dynamic shared events */
     SDEI_SHARED_EVENT(3000, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC),
     SDEI_SHARED_EVENT(3001, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC)
};
/* Export SDEI events */
REGISTER_SDEI_MAP(plat_private_sdei, plat_shared_sdei);
```

# 4.11.4 Configuration within Exception Handling Framework

The SDEI dispatcher functions alongside the Exception Handling Framework. This means that the platform must assign priorities to both Normal and Critical SDEI interrupts for the platform:

- Install priority descriptors for Normal and Critical SDEI interrupts.
- For those interrupts that are statically bound (i.e. events defined as having the SDEI\_MAPF\_BOUND property), enumerate their properties for the GIC driver to configure interrupts accordingly.

The interrupts must be configured to target EL3. This means that they should be configured as *Group 0*. Additionally, on GICv2 systems, the build option GICv2\_G0\_F0R\_EL3 must be set to 1.

See also SDEI porting requirements.

# 4.11.5 Determining client EL

The SDEI specification requires that the *physical* SDEI client executes in the highest Non-secure EL implemented on the system. This means that the dispatcher will only allow SDEI calls to be made from:

- EL2, if EL2 is implemented. The Hypervisor is expected to implement a *virtual* SDEI dispatcher to support SDEI clients in Guest Operating Systems executing in Non-secure EL1.
- Non-secure EL1, if EL2 is not implemented or disabled.

See the function sdei\_client\_el() in sdei\_private.h.

# 4.11.6 Explicit dispatch of events


Typically, an SDEI event dispatch is caused by the PE receiving interrupts that are bound to an SDEI event. However, there are cases where the Secure world requires dispatch of an SDEI event as a direct or indirect result of a past activity, such as receiving a Secure interrupt or an exception.

The SDEI dispatcher implementation provides sdei\_dispatch\_event() API for this purpose. The API has the following signature:

int sdei\_dispatch\_event(int ev\_num);

The parameter ev\_num is the event number to dispatch. The API returns 0 on success, or -1 on failure.

The following figure depicts a scenario involving explicit dispatch of SDEI event. A commentary is provided below:



As part of initialisation, the SDEI client registers a handler for a platform event [1], enables the event [3], and unmasks the current PE [5]. Note that, unlike in *general SDEI dispatch*, this doesn't involve interrupt binding, as bound or dynamic events can't be explicitly dispatched (see the section below).

At a later point in time, a critical event<sup>2</sup> is trapped into EL3 [7]. EL3 performs a first-level triage of the event, and a RAS component assumes further handling [8]. The dispatch completes, but intends to involve Non-secure world in further handling, and therefore decides to explicitly dispatch an event [10] (which the client had already registered for [1]). The rest of the sequence is similar to that in the *general SDEI dispatch*: the requested event is dispatched to the client (assuming all the conditions are met), and when the handler completes, the preempted execution resumes.

<sup>&</sup>lt;sup>2</sup> Examples of critical events are SError, Synchronous External Abort, Fault Handling interrupt or Error Recovery interrupt from one of RAS nodes in the system.

#### **Conditions for event dispatch**

All of the following requirements must be met for the API to return 0 and event to be dispatched:

- SDEI events must be unmasked on the PE. I.e. the client must have called PE\_UNMASK beforehand.
- Event 0 can't be dispatched.
- The event must be declared using the SDEI\_EXPLICIT\_EVENT() macro described above.
- The event must be private to the PE.
- The event must have been registered for and enabled.
- A dispatch for the same event must not be outstanding. I.e. it hasn't already been dispatched and is yet to be completed.
- The priority of the event (either Critical or Normal, as configured by the platform at build-time) shouldn't cause priority inversion. This means:
  - If it's of Normal priority, neither Normal nor Critical priority dispatch must be outstanding on the PE.
  - If it's of a Critical priority, no Critical priority dispatch must be outstanding on the PE.

Further, the caller should be aware of the following assumptions made by the dispatcher:

- The caller of the API is a component running in EL3; for example, a RAS driver.
- The requested dispatch will be permitted by the Exception Handling Framework. I.e. the caller must make sure that the requested dispatch has sufficient priority so as not to cause priority level inversion within Exception Handling Framework.
- The caller must be prepared for the SDEI dispatcher to restore the Non-secure context, and mark that the active context.
- The call will block until the SDEI client completes the event (i.e. when the client calls either SDEI\_EVENT\_COMPLETE or SDEI\_COMPLETE\_AND\_RESUME).
- The caller must be prepared for this API to return failure and handle accordingly.

### 4.11.7 Porting requirements

The porting requirements of the SDEI dispatcher are outlined in the *Porting Guide*.

# 4.11.8 Note on writing SDEI event handlers

This section pertains to SDEI event handlers in general, not just when using the TF-A SDEI dispatcher.

The SDEI specification requires that event handlers preserve the contents of all registers except x0 to x17. This has significance if event handler is written in C: compilers typically adjust the stack frame at the beginning and end of C functions. For example, AArch64 GCC typically produces the following function prologue and epilogue:

(continues on next page)

(continued from previous page)

```
ldp x29, x30, [sp],#32 ret
```

The register x29 is used as frame pointer in the prologue. Because neither a valid SDEI\_EVENT\_COMPLETE nor SDEI\_EVENT\_COMPLETE\_AND\_RESUME calls return to the handler, the epilogue never gets executed, and registers x29 and x30 (in the case above) are inadvertently corrupted. This violates the SDEI specification, and the normal execution thereafter will result in unexpected behaviour.

To work this around, it's advised that the top-level event handlers are implemented in assembly, following a similar pattern as below:

Copyright (c) 2017-2019, Arm Limited and Contributors. All rights reserved.

# 4.12 Secure Partition Manager

# Contents • Secure Partition Manager - Acronyms - Foreword \* Terminology \* Support for legacy platforms - Sample reference stack - TF-A build options - FVP model invocation - Boot process \* Loading Hafnium and secure partitions in the secure world \* Booting through TF-A

- · SP manifests
- · Secure Partition packages
- · Describing secure partitions
- · SPMC manifest
- · SPMC boot
- · Loading of SPs
- · Secure boot
- Hafnium in the secure world
  - \* General considerations
    - · Build platform for the secure world
    - · Secure partitions CPU scheduling
    - · Platform topology
  - \* Parsing SP partition manifests
  - \* Passing boot data to the SP
  - \* SP Boot order
  - \* Boot phases
    - · Primary core boot-up
    - · Secondary cores boot-up
  - \* Mandatory interfaces
    - · FFA\_VERSION
    - · FFA\_FEATURES
    - · FFA\_RXTX\_MAP/FFA\_RXTX\_UNMAP
    - $\cdot \ \mathit{FFA\_PARTITION\_INFO\_GET}$
    - · FFA\_ID\_GET
    - · FFA\_MSG\_SEND\_DIRECT\_REQ/FFA\_MSG\_SEND\_DIRECT\_RESP
  - \* SPMC-SPMD direct requests/responses
  - \* PE MMU configuration
  - \* Interrupt management
    - · GIC ownership
    - · Non-secure interrupt handling
    - · Secure interrupt handling
  - \* Power management
- SMMUv3 support in Hafnium
  - \* SMMUv3 features
  - \* SMMUv3 Programming Interfaces

- \* Peripheral device manifest
- \* SMMUv3 driver limitations
- References

# 4.12.1 Acronyms

CoT	Chain of Trust	
DMA	Direct Memory Access	
DTB	Device Tree Blob	
DTS	Device Tree Source	
EC	Execution Context	
FIP	Firmware Image Package	
FF-A	Firmware Framework for Armv8-A	
IPA	Intermediate Physical Address	
NWd	Normal World	
ODM	Original Design Manufacturer	
OEM	Original Equipment Manufacturer	
PA	Physical Address	
PE	Processing Element	
PM	Power Management	
PVM	Primary VM	
SMMU	System Memory Management Unit	
SP	Secure Partition	
SPD	Secure Payload Dispatcher	
SPM	Secure Partition Manager	
SPMC	SPM Core	
SPMD	SPM Dispatcher	
SiP	Silicon Provider	
SWd	Secure World	
TLV	Tag-Length-Value	
TOS	Trusted Operating System	
VM	Virtual Machine	

# 4.12.2 Foreword

Two implementations of a Secure Partition Manager co-exist in the TF-A codebase:

- SPM based on the FF-A specification [1].
- SPM based on the MM interface to communicate with an S-EL0 partition [2].

Both implementations differ in their architectures and only one can be selected at build time.

This document:

- describes the FF-A implementation where the Secure Partition Manager resides at EL3 and S-EL2 (or EL3 and S-EL1).
- is not an architecture specification and it might provide assumptions on sections mandated as implementation-defined in the specification.

 covers the implications to TF-A used as a bootloader, and Hafnium used as a reference code base for an S-EL2 secure firmware on platforms implementing the FEAT\_SEL2 (formerly Armv8.4 Secure EL2) architecture extension.

#### **Terminology**

- The term Hypervisor refers to the NS-EL2 component managing Virtual Machines (or partitions) in the normal world.
- The term SPMC refers to the S-EL2 component managing secure partitions in the secure world when the FEAT\_SEL2 architecture extension is implemented.
- Alternatively, SPMC can refer to an S-EL1 component, itself being a secure partition and implementing the FF-A
  ABI on platforms not implementing the FEAT\_SEL2 architecture extension.
- The term VM refers to a normal world Virtual Machine managed by an Hypervisor.
- The term SP refers to a secure world "Virtual Machine" managed by an SPMC.

#### Support for legacy platforms

In the implementation, the SPM is split into SPMD and SPMC components. The SPMD is located at EL3 and mainly relays FF-A messages from NWd (Hypervisor or OS kernel) to SPMC located either at S-EL1 or S-EL2.


Hence TF-A supports both cases where the SPMC is located either at:

- S-EL1 supporting platforms not implementing the FEAT\_SEL2 architecture extension. The SPMD relays the FF-A protocol from EL3 to S-EL1.
- or S-EL2 supporting platforms implementing the FEAT\_SEL2 architecture extension. The SPMD relays the FF-A protocol from EL3 to S-EL2.

The same TF-A SPMD component is used to support both configurations. The SPMC exception level is a build time choice.

# 4.12.3 Sample reference stack

The following diagram illustrates a possible configuration when the FEAT\_SEL2 architecture extension is implemented, showing the SPMD and SPMC, one or multiple secure partitions, with an optional Hypervisor:



# 4.12.4 TF-A build options

This section explains the TF-A build options involved in building with support for an FF-A based SPM where the SPMD is located at EL3 and the SPMC located at S-EL1 or S-EL2:

- **SPD=spmd**: this option selects the SPMD component to relay the FF-A protocol from NWd to SWd back and forth. It is not possible to enable another Secure Payload Dispatcher when this option is chosen.
- **SPMD\_SPM\_AT\_SEL2**: this option adjusts the SPMC exception level to being S-EL1 or S-EL2. It defaults to enabled (value 1) when SPD=spmd is chosen.
- CTX\_INCLUDE\_EL2\_REGS: this option permits saving (resp. restoring) the EL2 system register context before entering (resp. after leaving) the SPMC. It is mandatorily enabled when SPMD\_SPM\_AT\_SEL2 is enabled. The context save/restore routine and exhaustive list of registers is visible at [4].

• **SP\_LAYOUT\_FILE**: this option specifies a text description file providing paths to SP binary images and manifests in DTS format (see *Describing secure partitions*). It is required when SPMD\_SPM\_AT\_SEL2 is enabled hence when multiple secure partitions are to be loaded on behalf of the SPMC.

	CTX_INCLUDE_EL2_REGS	SPMD_SPM_AT_SEL2
SPMC at S-EL1	0	0
SPMC at S-EL2	1	1 (default when SPD=spmd)

Other combinations of such build options either break the build or are not supported.

#### Notes:

- Only Arm's FVP platform is supported to use with the TF-A reference software stack.
- The reference software stack uses FEAT\_PAuth (formerly Armv8.3-PAuth) and FEAT\_BTI (formerly Armv8.5-BTI) architecture extensions by default at EL3 and S-EL2.
- The CTX\_INCLUDE\_EL2\_REGS option provides the generic support for barely saving/restoring EL2 registers from an Arm arch perspective. As such it is decoupled from the SPD=spmd option.
- BL32 option is re-purposed to specify the SPMC image. It can specify either the Hafnium binary path (built for the secure world) or the path to a TEE binary implementing FF-A interfaces.
- BL33 option can specify the TFTF binary or a normal world loader such as U-Boot or the UEFI framework.

Sample TF-A build command line when SPMC is located at S-EL1 (e.g. when the FEAT\_EL2 architecture extension is not implemented):

```
make \
CROSS_COMPILE=aarch64-none-elf- \
SPD=spmd \
SPMD_SPM_AT_SEL2=0 \
BL32=<path-to-tee-binary> \
BL33=<path-to-bl33-binary> \
PLAT=fvp \
all fip
```

Sample TF-A build command line for a FEAT\_SEL2 enabled system where the SPMC is located at S-EL2:

```
make \
CROSS_COMPILE=aarch64-none-elf- \
PLAT=fvp \
SPD=spmd \
CTX_INCLUDE_EL2_REGS=1 \
ARM_ARCH_MINOR=5 \
BRANCH_PROTECTION=1 \
CTX_INCLUDE_PAUTH_REGS=1 \
BL32=<path-to-hafnium-binary> \
BL33=<path-to-bl33-binary> \
SP_LAYOUT_FILE=sp_layout.json \
all fip
```

Same as above with enabling secure boot in addition:

```
make \
CROSS_COMPILE=aarch64-none-elf- \
PLAT=fvp \
SPD=spmd \
CTX_INCLUDE_EL2_REGS=1 \
ARM_ARCH_MINOR=5 \
BRANCH_PROTECTION=1 \
CTX_INCLUDE_PAUTH_REGS=1 \
BL32=<path-to-hafnium-binary> \
BL33=<path-to-bl33-binary> \
SP_LAYOUT_FILE=sp_layout.json \
MBEDTLS_DIR=<path-to-mbedtls-lib> \
TRUSTED_BOARD_BOOT=1 \
COT=dualroot \
ARM_ROTPK_LOCATION=devel_rsa \
ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_rsa.pem \
GENERATE_COT=1 \
all fip
```

## 4.12.5 FVP model invocation

The FVP command line needs the following options to exercise the S-EL2 SPMC:

<ul><li>cluster0.has_arm_v8-5=1</li><li>cluster1.has_arm_v8-5=1</li></ul>	Implements FEAT_SEL2, FEAT_PAuth, and FEAT_BTI.
<ul> <li>pci.pci_smmuv3.mmu.SMMU_AIDR=2</li> <li>pci.pci_smmuv3.mmu.SMMU_IDR0=0x0046123I</li> <li>pci.pci_smmuv3.mmu.SMMU_IDR1=0x00600002</li> <li>pci.pci_smmuv3.mmu.SMMU_IDR3=0x1714</li> <li>pci.pci_smmuv3.mmu.SMMU_IDR5=0xFFFF047</li> <li>pci.pci_smmuv3.mmu.SMMU_S_IDR1=0xA0000</li> <li>pci.pci_smmuv3.mmu.SMMU_S_IDR2=0</li> <li>pci.pci_smmuv3.mmu.SMMU_S_IDR3=0</li> </ul>	2
<ul><li> cluster0.has_branch_target_exception=1</li><li> cluster1.has_branch_target_exception=1</li></ul>	Implements FEAT_BTI.
• cluster0.restriction_on_speculative_execution=2 • cluster1.restriction_on_speculative_execution=2	Required by the EL2 context save/restore routine.

#### Sample FVP command line invocation:

```
<path-to-fvp-model>/FVP_Base_RevC-2xAEMv8A -C pctl.startup=0.0.0.0
-C cluster0.NUM_CORES=4 -C cluster1.NUM_CORES=4 -C bp.secure_memory=1 \
-C bp.secureflashloader.fname=trusted-firmware-a/build/fvp/debug/bl1.bin \
-C bp.flashloader0.fname=trusted-firmware-a/build/fvp/debug/fip.bin \
-C bp.pl011_uart0.out_file=fvp-uart0.log -C bp.pl011_uart1.out_file=fvp-uart1.log \
```

(continues on next page)

(continued from previous page)

```
-C bp.pl011_uart2.out_file=fvp-uart2.log \
-C cluster0.has_arm_v8-5=1 -C cluster1.has_arm_v8-5=1 -C pci.pci_smmuv3.mmu.SMMU_AIDR=2 \
-C pci.pci_smmuv3.mmu.SMMU_IDR0=0x0046123B -C pci.pci_smmuv3.mmu.SMMU_IDR1=0x00600002 \
-C pci.pci_smmuv3.mmu.SMMU_IDR3=0x1714 -C pci.pci_smmuv3.mmu.SMMU_IDR5=0xFFFF0472 \
-C pci.pci_smmuv3.mmu.SMMU_S_IDR1=0xA0000002 -C pci.pci_smmuv3.mmu.SMMU_S_IDR2=0 \
-C pci.pci_smmuv3.mmu.SMMU_S_IDR3=0 \
-C cluster0.has_branch_target_exception=1 \
-C cluster1.has_branch_target_exception=1 \
-C cluster0.restriction_on_speculative_execution=2 \
-C cluster1.restriction_on_speculative_execution=2
```

# 4.12.6 Boot process

#### Loading Hafnium and secure partitions in the secure world

TF-A BL2 is the bootlader for the SPMC and SPs in the secure world.

SPs may be signed by different parties (SiP, OEM/ODM, TOS vendor, etc.). Thus they are supplied as distinct signed entities within the FIP flash image. The FIP image itself is not signed hence this provides the ability to upgrade SPs in the field.

#### **Booting through TF-A**

#### SP manifests

An SP manifest describes SP attributes as defined in [1] (partition manifest at virtual FF-A instance) in DTS format. It is represented as a single file associated with the SP. A sample is provided by [5]. A binding document is provided by [6].

#### **Secure Partition packages**

Secure partitions are bundled as independent package files consisting of:

- · a header
- a DTB
- · an image payload

The header starts with a magic value and offset values to SP DTB and image payload. Each SP package is loaded independently by BL2 loader and verified for authenticity and integrity.


The SP package identified by its UUID (matching FF-A uuid property) is inserted as a single entry into the FIP at end of the TF-A build flow as shown:

```
Trusted Boot Firmware BL2: offset=0x1F0, size=0x8AE1, cmdline="--tb-fw"
EL3 Runtime Firmware BL31: offset=0x8CD1, size=0x13000, cmdline="--soc-fw"
Secure Payload BL32 (Trusted OS): offset=0x1BCD1, size=0x15270, cmdline="--tos-fw"
Non-Trusted Firmware BL33: offset=0x30F41, size=0x92E0, cmdline="--nt-fw"
HW_CONFIG: offset=0x3A221, size=0x2348, cmdline="--hw-config"
TB_FW_CONFIG: offset=0x3C569, size=0x37A, cmdline="--tb-fw-config"
SOC_FW_CONFIG: offset=0x3C8E3, size=0x48, cmdline="--soc-fw-config"
```

(continues on next page)

(continued from previous page)

```
TOS_FW_CONFIG: offset=0x3C92B, size=0x427, cmdline="--tos-fw-config"
NT_FW_CONFIG: offset=0x3CD52, size=0x48, cmdline="--nt-fw-config"
B4B5671E-4A90-4FE1-B81F-FB13DAE1DACB: offset=0x3CD9A, size=0xC168, cmdline="--blob"
D1582309-F023-47B9-827C-4464F5578FC8: offset=0x48F02, size=0xC168, cmdline="--blob"
```



#### **Describing secure partitions**

A json-formatted description file is passed to the build flow specifying paths to the SP binary image and associated DTS partition manifest file. The latter is processed by the dtc compiler to generate a DTB fed into the SP package. This file also specifies the SP owner (as an optional field) identifying the signing domain in case of dual root CoT. The SP owner can either be the silicon or the platform provider. The corresponding "owner" field value can either take the value of "SiP" or "Plat". In absence of "owner" field, it defaults to "SiP" owner.

```
{
    "tee1" : {
        "image": "tee1.bin",
        "pm": "tee1.dts",
        "owner": "SiP"
    },

    "tee2" : {
        "image": "tee2.bin",
        "pm": "tee2.dts",
        "owner": "Plat"
    }
}
```

#### SPMC manifest

This manifest contains the SPMC *attribute* node consumed by the SPMD at boot time. It implements [1] (SP manifest at physical FF-A instance) and serves two different cases:

- The SPMC resides at S-EL1: the SPMC manifest is used by the SPMD to setup a SP that co-resides with the SPMC and executes at S-EL1 or Secure Supervisor mode.
- The SPMC resides at S-EL2: the SPMC manifest is used by the SPMD to setup the environment required by the SPMC to run at S-EL2. SPs run at S-EL1 or S-EL0.

```
attribute {
    spmc_id = <0x8000>;
    maj_ver = <0x1>;
    min_ver = <0x0>;
    exec_state = <0x0>;
    load_address = <0x0 0x6000000>;
    entrypoint = <0x0 0x6000000>;
    binary_size = <0x600000;
};</pre>
```

- spmc\_id defines the endpoint ID value that SPMC can query through FFA\_ID\_GET.
- maj\_ver/min\_ver. SPMD checks provided version versus its internal version and aborts if not matching.
- exec\_state defines the SPMC execution state (AArch64 or AArch32). Notice Hafnium used as a SPMC only supports AArch64.
- load\_address and binary\_size are mostly used to verify secondary entry points fit into the loaded binary image.
- *entrypoint* defines the cold boot primary core entry point used by SPMD (currently matches BL32\_BASE) to enter the SPMC.

Other nodes in the manifest are consumed by Hafnium in the secure world. A sample can be found at [7]:

- The *hypervisor* node describes SPs. *is\_ffa\_partition* boolean attribute indicates a FF-A compliant SP. The *load\_address* field specifies the load address at which TF-A loaded the SP package.
- *cpus* node provide the platform topology and allows MPIDR to VMPIDR mapping. Note the primary core is declared first, then secondary core are declared in reverse order.
- The *memory* node provides platform information on the ranges of memory available to the SPMC.

#### **SPMC** boot

The SPMC is loaded by BL2 as the BL32 image.


The SPMC manifest is loaded by BL2 as the TOS\_FW\_CONFIG image.

BL2 passes the SPMC manifest address to BL31 through a register.

At boot time, the SPMD in BL31 runs from the primary core, initializes the core contexts and launches the SPMC (BL32) passing the SPMC manifest address through a register.

#### **Loading of SPs**

At boot time, BL2 loads SPs sequentially in addition to the SPMC as depicted below:



Note this boot flow is an implementation sample on Arm's FVP platform. Platforms not using TF-A's *Firmware CONFiguration* framework would adjust to a different implementation.

#### Secure boot

The SP content certificate is inserted as a separate FIP item so that BL2 loads SPMC, SPMC manifest, secure partitions and verifies them for authenticity and integrity. Refer to TBBR specification [3].

The multiple-signing domain feature (in current state dual signing domain [8]) allows the use of two root keys namely S-ROTPK and NS-ROTPK:

- SPMC (BL32) and SPMC manifest are signed by the SiP using the S-ROTPK.
- BL33 may be signed by the OEM using NS-ROTPK.
- An SP may be signed either by SiP (using S-ROTPK) or by OEM (using NS-ROTPK).

Also refer to Describing secure partitions and TF-A build options sections.

#### 4.12.7 Hafnium in the secure world

#### **General considerations**

#### Build platform for the secure world

In the Hafnium reference implementation specific code parts are only relevant to the secure world. Such portions are isolated in architecture specific files and/or enclosed by a SECURE\_WORLD macro.

## Secure partitions CPU scheduling

The FF-A v1.0 specification [1] provides two ways to relinquinsh CPU time to secure partitions. For this a VM (Hypervisor or OS kernel), or SP invokes one of:

- $\bullet \ \ the \ FFA\_MSG\_SEND\_DIRECT\_REQ \ interface.$
- the FFA\_RUN interface.

#### **Platform topology**

The *execution-ctx-count* SP manifest field can take the value of one or the total number of PEs. The FF-A v1.0 specification [1] recommends the following SP types:

- Pinned MP SPs: an execution context matches a physical PE. MP SPs must implement the same number of ECs as the number of PEs in the platform.
- Migratable UP SPs: a single execution context can run and be migrated on any physical PE. Such SP declares a
  single EC in its SP manifest. An UP SP can receive a direct message request originating from any physical core
  targeting the single execution context.

#### **Parsing SP partition manifests**

Hafnium consumes SP manifests as defined in [1] and SP manifests. Note the current implementation may not implement all optional fields.

The SP manifest may contain memory and device regions nodes. In case of an S-EL2 SPMC:

- Memory regions are mapped in the SP EL1&0 Stage-2 translation regime at load time (or EL1&0 Stage-1 for an S-EL1 SPMC). A memory region node can specify RX/TX buffer regions in which case it is not necessary for an SP to explicitly invoke the FFA\_RXTX\_MAP interface.
- Device regions are mapped in the SP EL1&0 Stage-2 translation regime (or EL1&0 Stage-1 for an S-EL1 SPMC) as peripherals and possibly allocate additional resources (e.g. interrupts).

For the S-EL2 SPMC, base addresses for memory and device region nodes are IPAs provided the SPMC identity maps IPAs to PAs within SP EL1&0 Stage-2 translation regime.

Note: in the current implementation both VTTBR\_EL2 and VSTTBR\_EL2 point to the same set of page tables. It is still open whether two sets of page tables shall be provided per SP. The memory region node as defined in the specification provides a memory security attribute hinting to map either to the secure or non-secure EL1&0 Stage-2 table if it exists.

#### Passing boot data to the SP

In [1], the "Protocol for passing data" section defines a method for passing boot data to SPs (not currently implemented).

Provided that the whole secure partition package image (see *Secure Partition packages*) is mapped to the SP secure EL1&0 Stage-2 translation regime, an SP can access its own manifest DTB blob and extract its partition manifest properties.

#### **SP Boot order**

SP manifests provide an optional boot order attribute meant to resolve dependencies such as an SP providing a service required to properly boot another SP.

It is possible for an SP to call into another SP through a direct request provided the latter SP has already been booted.

#### **Boot phases**

#### Primary core boot-up

Upon boot-up, BL31 hands over to the SPMC (BL32) on the primary boot physical core. The SPMC performs its platform initializations and registers the SPMC secondary physical core entry point physical address by the use of the FFA\_SECONDARY\_EP\_REGISTER interface (SMC invocation from the SPMC to the SPMD at secure physical FF-A instance). This interface is implementation-defined in context of FF-A v1.0.

The SPMC then creates secure partitions based on SP packages and manifests. Each secure partition is launched in sequence (SP Boot order) on their "primary" execution context. If the primary boot physical core linear id is N, an MP SP is started using EC[N] on PE[N] (see Platform topology). If the partition is a UP SP, it is started using its unique EC0 on PE[N].

The SP primary EC (or the EC used when the partition is booted as described above):

• Performs the overall SP boot time initialization, and in case of a MP SP, prepares the SP environment for other execution contexts.

- In the case of a MP SP, it invokes the FFA\_SECONDARY\_EP\_REGISTER at secure virtual FF-A instance (SMC invocation from SP to SPMC) to provide the IPA entry point for other execution contexts.
- Exits through FFA\_MSG\_WAIT to indicate successful initialization or FFA\_ERROR in case of failure.

#### Secondary cores boot-up

Once the system is started and NWd brought up, a secondary physical core is woken up by the PSCI\_CPU\_ON service invocation. The TF-A SPD hook mechanism calls into the SPMD on the newly woken up physical core. Then the SPMC is entered at the secondary physical core entry point.

In the current implementation, the first SP is resumed on the coresponding EC (the virtual CPU which matches the physical core). The implication is that the first SP must be a MP SP.

In a linux based system, once secure and normal worlds are booted but prior to a NWd FF-A driver has been loaded:

- The first SP has initialized all its ECs in response to primary core boot up (at system initialization) and secondary core boot up (as a result of linux invoking PSCI\_CPU\_ON for all secondary cores).
- Other SPs have their first execution context initialized as a result of secure world initialization on the primary boot core. Other ECs for those SPs have to be run first through ffa\_run to complete their initialization (which results in the EC completing with FFA\_MSG\_WAIT).

Refer to *Power management* for further details.

#### **Mandatory interfaces**

The following interfaces are exposed to SPs:

- FFA\_VERSION
- FFA\_FEATURES
- FFA\_RX\_RELEASE
- FFA\_RXTX\_MAP
- FFA\_RXTX\_UNMAP (not implemented)
- FFA\_PARTITION\_INFO\_GET
- FFA\_ID\_GET
- FFA\_MSG\_WAIT
- FFA\_MSG\_SEND\_DIRECT\_REQ
- FFA\_MSG\_SEND\_DIRECT\_RESP
- FFA\_MEM\_DONATE
- FFA\_MEM\_LEND
- FFA\_MEM\_SHARE
- FFA\_MEM\_RETRIEVE\_REQ
- FFA\_MEM\_RETRIEVE\_RESP
- FFA\_MEM\_RELINQUISH
- FFA\_MEM\_RECLAIM
- FFA\_SECONDARY\_EP\_REGISTER

#### **FFA VERSION**

FFA\_VERSION requires a requested\_version parameter from the caller. The returned value depends on the caller:

- Hypervisor or OS kernel in NS-EL1/EL2: the SPMD returns the SPMC version specified in the SPMC manifest.
- SP: the SPMC returns its own implemented version.
- SPMC at S-EL1/S-EL2: the SPMD returns its own implemented version.

#### **FFA FEATURES**

FF-A features supported by the SPMC may be discovered by secure partitions at boot (that is prior to NWd is booted) or run-time.

The SPMC calling FFA\_FEATURES at secure physical FF-A instance always get FFA\_SUCCESS from the SPMD.

The request made by an Hypervisor or OS kernel is forwarded to the SPMC and the response relayed back to the NWd.

#### FFA\_RXTX\_MAP/FFA\_RXTX\_UNMAP

When invoked from a secure partition FFA\_RXTX\_MAP maps the provided send and receive buffers described by their IPAs to the SP EL1&0 Stage-2 translation regime as secure buffers in the MMU descriptors.

When invoked from the Hypervisor or OS kernel, the buffers are mapped into the SPMC EL2 Stage-1 translation regime and marked as NS buffers in the MMU descriptors.

#### Note:

• FFA\_RXTX\_UNMAP is not implemented.

#### FFA PARTITION INFO GET

Partition info get call can originate:

- · from SP to SPMC
- from Hypervisor or OS kernel to SPMC. The request is relayed by the SPMD.

#### FFA ID GET

The FF-A id space is split into a non-secure space and secure space:

- FF-A ID with bit 15 clear relates to VMs.
- FF-A ID with bit 15 set related to SPs.
- FF-A IDs 0, 0xffff, 0x8000 are assigned respectively to the Hypervisor, SPMD and SPMC.

The SPMD returns:

- The default zero value on invocation from the Hypervisor.
- The spmc\_id value specified in the SPMC manifest on invocation from the SPMC (see SPMC manifest)

This convention helps the SPMC to determine the origin and destination worlds in an FF-A ABI invocation. In particular the SPMC shall filter unauthorized transactions in its world switch routine. It must not be permitted for a VM to use a secure FF-A ID as origin world by spoofing:

- A VM-to-SP direct request/response shall set the origin world to be non-secure (FF-A ID bit 15 clear) and destination world to be secure (FF-A ID bit 15 set).
- Similarly, an SP-to-SP direct request/response shall set the FF-A ID bit 15 for both origin and destination IDs.

An incoming direct message request arriving at SPMD from NWd is forwarded to SPMC without a specific check. The SPMC is resumed through eret and "knows" the message is coming from normal world in this specific code path. Thus the origin endpoint ID must be checked by SPMC for being a normal world ID.

An SP sending a direct message request must have bit 15 set in its origin endpoint ID and this can be checked by the SPMC when the SP invokes the ABI.

The SPMC shall reject the direct message if the claimed world in origin endpoint ID is not consistent:

- It is either forwarded by SPMD and thus origin endpoint ID must be a "normal world ID",
- or initiated by an SP and thus origin endpoint ID must be a "secure world ID".

### FFA\_MSG\_SEND\_DIRECT\_REQ/FFA\_MSG\_SEND\_DIRECT\_RESP

This is a mandatory interface for secure partitions consisting in direct request and responses with the following rules:

- An SP can send a direct request to another SP.
- An SP can receive a direct request from another SP.
- An SP can send a direct response to another SP.
- An SP cannot send a direct request to an Hypervisor or OS kernel.
- An Hypervisor or OS kernel can send a direct request to an SP.
- An SP can send a direct response to an Hypervisor or OS kernel.

#### SPMC-SPMD direct requests/responses

Implementation-defined FF-A IDs are allocated to the SPMC and SPMD. Using those IDs in source/destination fields of a direct request/response permits SPMD to SPMC communication and either way.

- SPMC to SPMD direct request/response uses SMC conduit.
- SPMD to SPMC direct request/response uses ERET conduit.

#### **PE MMU configuration**

With secure virtualization enabled, two IPA spaces are output from the secure EL1&0 Stage-1 translation (secure and non-secure). The EL1&0 Stage-2 translation hardware is fed by:

- A single secure IPA space when the SP EL1&0 Stage-1 MMU is disabled.
- Two IPA spaces (secure and non-secure) when the SP EL1&0 Stage-1 MMU is enabled.

VTCR\_EL2 and VSTCR\_EL2 provide configuration bits for controlling the NS/S IPA translations.  $VSTCR_EL2.SW = 0$ ,  $VSTCR_EL2.SA = 0$ ,  $VTCR_EL2.NSW$  = 0,  $VTCR_EL2.NSA = 1$ :

- Stage-2 translations for the NS IPA space access the NS PA space.
- Stage-2 translation table walks for the NS IPA space are to the secure PA space.

Secure and non-secure IPA regions use the same set of Stage-2 page tables within a SP.

#### Interrupt management


#### **GIC** ownership

The SPMC owns the GIC configuration. Secure and non-secure interrupts are trapped at S-EL2. The SPMC manages interrupt resources and allocates interrupt IDs based on SP manifests. The SPMC acknowledges physical interrupts and injects virtual interrupts by setting the use of vIRQ/vFIQ bits before resuming a SP.


# Non-secure interrupt handling

The following illustrate the scenarios of non secure physical interrupts trapped by the SPMC:

• The SP handles a managed exit operation:



• The SP is pre-empted without managed exit:



#### Secure interrupt handling

The current implementation does not support handling of secure interrupts trapped by the SPMC at S-EL2. This is work in progress planned for future releases.

#### **Power management**

In platforms with or without secure virtualization:

- The NWd owns the platform PM policy.
- The Hypervisor or OS kernel is the component initiating PSCI service calls.
- The EL3 PSCI library is in charge of the PM coordination and control (eventually writing to platform registers).
- While coordinating PM events, the PSCI library calls backs into the Secure Payload Dispatcher for events the latter has statically registered to.

When using the SPMD as a Secure Payload Dispatcher:


- A power management event is relayed through the SPD hook to the SPMC.
- In the current implementation only cpu on (svc\_on\_finish) and cpu off (svc\_off) hooks are registered.
- The behavior for the cpu on event is described in *Secondary cores boot-up*. The SPMC is entered through its secondary physical core entry point.
- The cpu off event occurs when the NWd calls PSCI\_CPU\_OFF. The method by which the PM event is conveyed to the SPMC is implementation-defined in context of FF-A v1.0 (SPMC-SPMD direct requests/responses). It consists in a SPMD-to-SPMC direct request/response conveying the PM event details and SPMC response. The SPMD performs a synchronous entry into the SPMC. The SPMC is entered and updates its internal state to reflect the physical core is being turned off. In the current implementation no SP is resumed as a consequence. This behavior ensures a minimal support for CPU hotplug e.g. when initiated by the NWd linux userspace.

# 4.12.8 SMMUv3 support in Hafnium

An SMMU is analogous to an MMU in a CPU. It performs address translations for Direct Memory Access (DMA) requests from system I/O devices. The responsibilities of an SMMU include:

- Translation: Incoming DMA requests are translated from bus address space to system physical address space using translation tables compliant to Armv8/Armv7 VMSA descriptor format.
- Protection: An I/O device can be prohibited from read, write access to a memory region or allowed.
- Isolation: Traffic from each individual device can be independently managed. The devices are differentiated from each other using unique translation tables.

The following diagram illustrates a typical SMMU IP integrated in a SoC with several I/O devices along with Interconnect and Memory system.



SMMU has several versions including SMMUv1, SMMUv2 and SMMUv3. Hafnium provides support for SMMUv3 driver in both normal and secure world. A brief introduction of SMMUv3 functionality and the corresponding software support in Hafnium is provided here.

#### SMMUv3 features

- SMMUv3 provides Stage1, Stage2 translation as well as nested (Stage1 + Stage2) translation support. It can either bypass or abort incoming translations as well.
- Traffic (memory transactions) from each upstream I/O peripheral device, referred to as Stream, can be independently managed using a combination of several memory based configuration structures. This allows the SMMUv3 to support a large number of streams with each stream assigned to a unique translation context.
- Support for Armv8.1 VMSA where the SMMU shares the translation tables with a Processing Element. AArch32(LPAE) and AArch64 translation table format are supported by SMMUv3.
- SMMUv3 offers non-secure stream support with secure stream support being optional. Logically, SMMUv3 behaves as if there is an independent SMMU instance for secure and non-secure stream support.
- It also supports sub-streams to differentiate traffic from a virtualized peripheral associated with a VM/SP.

Additionally, SMMUv3.2 provides support for PEs implementing Armv8.4-A extensions. Consequently, SPM depends on Secure EL2 support in SMMUv3.2 for providing Secure Stage2 translation support to upstream peripheral devices.

#### **SMMUv3 Programming Interfaces**

SMMUv3 has three software interfaces that are used by the Hafnium driver to configure the behaviour of SMMUv3 and manage the streams.

- Memory based data strutures that provide unique translation context for each stream.
- Memory based circular buffers for command queue and event queue.
- A large number of SMMU configuration registers that are memory mapped during boot time by Hafnium driver.
   Except a few registers, all configuration registers have independent secure and non-secure versions to configure the behaviour of SMMUv3 for translation of secure and non-secure streams respectively.

#### Peripheral device manifest

Currently, SMMUv3 driver in Hafnium only supports dependent peripheral devices. These devices are dependent on PE endpoint to initiate and receive memory management transactions on their behalf. The access to the MMIO regions of any such device is assigned to the endpoint during boot. Moreover, SMMUv3 driver uses the same stage 2 translations for the device as those used by partition manager on behalf of the PE endpoint. This ensures that the peripheral device has the same visibility of the physical address space as the endpoint. The device node of the corresponding partition manifest (refer to [1] section 3.2) must specify these additional properties for each peripheral device in the system:

- smmu-id: This field helps to identify the SMMU instance that this device is upstream of.
- stream-ids: List of stream IDs assigned to this device.

```
smmuv3-testengine {
   base-address = <0x00000000 0x2bfe0000>;
   pages-count = <32>;
   attributes = <0x3>;
   smmu-id = <0>;
   stream-ids = <0x0 0x1>;
   interrupts = <0x2 0x3>, <0x4 0x5>;
   exclusive-access;
};
```

#### SMMUv3 driver limitations

The primary design goal for the Hafnium SMMU driver is to support secure streams.

- Currently, the driver only supports Stage2 translations. No support for Stage1 or nested translations.
- Supports only AArch64 translation format.
- No support for features such as PCI Express (PASIDs, ATS, PRI), MSI, RAS, Fault handling, Performance Monitor Extensions, Event Handling, MPAM.
- No support for independent peripheral devices.

#### 4.12.9 References

- [1] Arm Firmware Framework for Armv8-A
- [2] Secure Partition Manager using MM interface
- [3] Trusted Boot Board Requirements Client
- [4] https://git.trustedfirmware.org/TF-A/trusted-firmware-a.git/tree/lib/el3\_runtime/aarch64/context.S#n45
- [5] https://git.trustedfirmware.org/TF-A/tf-a-tests.git/tree/spm/cactus/plat/arm/fvp/fdts/cactus.dts
- [6] https://trustedfirmware-a.readthedocs.io/en/latest/components/ffa-manifest-binding.html
- [7] https://git.trustedfirmware.org/TF-A/trusted-firmware-a.git/tree/plat/arm/board/fvp/fdts/fvp\_spmc\_manifest.dts
- [8] https://lists.trustedfirmware.org/pipermail/tf-a/2020-February/000296.html

Copyright (c) 2020-2021, Arm Limited and Contributors. All rights reserved.

# 4.13 Secure Partition Manager (MM)

#### 4.13.1 Foreword

Two implementations of a Secure Partition Manager co-exist in the TF-A codebase:

- SPM based on the FF-A specification (Secure Partition Manager).
- SPM based on the MM interface.

Both implementations differ in their architectures and only one can be selected at build time.


This document describes the latter implementation where the Secure Partition Manager resides at EL3 and management services run from isolated Secure Partitions at S-EL0. The communication protocol is established through the Management Mode (MM) interface.

# 4.13.2 Background

In some market segments that primarily deal with client-side devices like mobile phones, tablets, STBs and embedded devices, a Trusted OS instantiates trusted applications to provide security services like DRM, secure payment and authentication. The Global Platform TEE Client API specification defines the API used by Non-secure world applications to access these services. A Trusted OS fulfils the requirements of a security service as described above.

Management services are typically implemented at the highest level of privilege in the system, i.e. EL3 in Trusted Firmware-A (TF-A). The service requirements are fulfilled by the execution environment provided by TF-A.

The following diagram illustrates the corresponding software stack:



In other market segments that primarily deal with server-side devices (e.g. data centres and enterprise servers) the secure software stack typically does not include a Global Platform Trusted OS. Security functions are accessed through other interfaces (e.g. ACPI TCG TPM interface, UEFI runtime variable service).

Placement of management and security functions with diverse requirements in a privileged Exception Level (i.e. EL3 or S-EL1) makes security auditing of firmware more difficult and does not allow isolation of unrelated services from each other either.

#### 4.13.3 Introduction


A **Secure Partition** is a software execution environment instantiated in S-EL0 that can be used to implement simple management and security services. Since S-EL0 is an unprivileged Exception Level, a Secure Partition relies on privileged firmware (i.e. TF-A) to be granted access to system and processor resources. Essentially, it is a software sandbox in the Secure world that runs under the control of privileged software, provides one or more services and accesses the following system resources:

- Memory and device regions in the system address map.
- PE system registers.
- A range of synchronous exceptions (e.g. SMC function identifiers).

Note that currently TF-A only supports handling one Secure Partition.

A Secure Partition enables TF-A to implement only the essential secure services in EL3 and instantiate the rest in a partition in S-EL0. Furthermore, multiple Secure Partitions can be used to isolate unrelated services from each other.

The following diagram illustrates the place of a Secure Partition in a typical Armv8-A software stack. A single or multiple Secure Partitions provide secure services to software components in the Non-secure world and other Secure Partitions.



The TF-A build system is responsible for including the Secure Partition image in the FIP. During boot, BL2 includes support to authenticate and load the Secure Partition image. A BL31 component called **Secure Partition Manager** (**SPM**) is responsible for managing the partition. This is semantically similar to a hypervisor managing a virtual machine.

The SPM is responsible for the following actions during boot:

- Allocate resources requested by the Secure Partition.
- Perform architectural and system setup required by the Secure Partition to fulfil a service request.
- Implement a standard interface that is used for initialising a Secure Partition.

The SPM is responsible for the following actions during runtime:

- Implement a standard interface that is used by a Secure Partition to fulfil service requests.
- Implement a standard interface that is used by the Non-secure world for accessing the services exported by a Secure Partition. A service can be invoked through a SMC.

Alternatively, a partition can be viewed as a thread of execution running under the control of the SPM. Hence common programming concepts described below are applicable to a partition.

# 4.13.4 Description

The previous section introduced some general aspects of the software architecture of a Secure Partition. This section describes the specific choices made in the current implementation of this software architecture. Subsequent revisions of the implementation will include a richer set of features that enable a more flexible architecture.

#### **Building TF-A with Secure Partition support**

SPM is supported on the Arm FVP exclusively at the moment. The current implementation supports inclusion of only a single Secure Partition in which a service always runs to completion (e.g. the requested services cannot be preempted to give control back to the Normal world).

It is not currently possible for BL31 to integrate SPM support and a Secure Payload Dispatcher (SPD) at the same time; they are mutually exclusive. In the SPM bootflow, a Secure Partition image executing at S-EL0 replaces the Secure Payload image executing at S-EL1 (e.g. a Trusted OS). Both are referred to as BL32.

A working prototype of a SP has been implemented by re-purposing the EDK2 code and tools, leveraging the concept of the *Standalone Management Mode (MM)* in the UEFI specification (see the PI v1.6 Volume 4: Management Mode Core Interface). This will be referred to as the *Standalone MM Secure Partition* in the rest of this document.

To enable SPM support in TF-A, the source code must be compiled with the build flag SPM\_MM=1, along with EL3\_EXCEPTION\_HANDLING=1. On Arm platforms the build option ARM\_BL31\_IN\_DRAM must be set to 1. Also, the location of the binary that contains the BL32 image (BL32=path/to/image.bin) must be specified.

First, build the Standalone MM Secure Partition. To build it, refer to the instructions in the EDK2 repository.

Then build TF-A with SPM support and include the Standalone MM Secure Partition image in the FIP:

```
BL32=path/to/standalone/mm/sp BL33=path/to/bl33.bin \
make PLAT=fvp SPM_MM=1 EL3_EXCEPTION_HANDLING=1 ARM_BL31_IN_DRAM=1 all fip
```

#### **Describing Secure Partition resources**

TF-A exports a porting interface that enables a platform to specify the system resources required by the Secure Partition. Some instructions are given below. However, this interface is under development and it may change as new features are implemented.

- A Secure Partition is considered a BL32 image, so the same defines that apply to BL32 images apply to a Secure Partition: BL32\_BASE and BL32\_LIMIT.
- The following defines are needed to allocate space for the translation tables used by the Secure Partition: PLAT\_SP\_IMAGE\_MMAP\_REGIONS and PLAT\_SP\_IMAGE\_MAX\_XLAT\_TABLES.
- The functions plat\_get\_secure\_partition\_mmap() and plat\_get\_secure\_partition\_boot\_info() have to be implemented. The file plat/arm/board/fvp/fvp\_common.c can be used as an example. It uses the defines in include/plat/arm/common/arm\_spm\_def.h.
  - plat\_get\_secure\_partition\_mmap() returns an array of mmap regions that describe the memory regions that the SPM needs to allocate for a Secure Partition.
  - plat\_get\_secure\_partition\_boot\_info() returns a spm\_mm\_boot\_info\_t struct that is populated
    by the platform with information about the memory map of the Secure Partition.

For an example of all the changes in context, you may refer to commit e29efeb1b4, in which the port for FVP was introduced.

#### **Accessing Secure Partition services**

The SMC Calling Convention (*Arm DEN 0028B*) describes SMCs as a conduit for accessing services implemented in the Secure world. The MM\_COMMUNICATE interface defined in the Management Mode Interface Specification (*Arm DEN 0060A*) is used to invoke a Secure Partition service as a Fast Call.

The mechanism used to identify a service within the partition depends on the service implementation. It is assumed that the caller of the service will be able to discover this mechanism through standard platform discovery mechanisms like ACPI and Device Trees. For example, *Volume 4: Platform Initialisation Specification v1.6. Management Mode Core Interface* specifies that a GUID is used to identify a management mode service. A client populates the GUID in the EFI\_MM\_COMMUNICATE\_HEADER. The header is populated in the communication buffer shared with the Secure Partition.

A Fast Call appears to be atomic from the perspective of the caller and returns when the requested operation has completed. A service invoked through the MM\_COMMUNICATE SMC will run to completion in the partition on a given CPU. The SPM is responsible for guaranteeing this behaviour. This means that there can only be a single outstanding Fast Call in a partition on a given CPU.

### **Exchanging data with the Secure Partition**

The exchange of data between the Non-secure world and the partition takes place through a shared memory region. The location of data in the shared memory area is passed as a parameter to the MM\_COMMUNICATE SMC. The shared memory area is statically allocated by the SPM and is expected to be either implicitly known to the Non-secure world or discovered through a platform discovery mechanism e.g. ACPI table or device tree. It is possible for the Non-secure world to exchange data with a partition only if it has been populated in this shared memory area. The shared memory area is implemented as per the guidelines specified in Section 3.2.3 of the Management Mode Interface Specification (Arm DEN 0060A).

The format of data structures used to encapsulate data in the shared memory is agreed between the Non-secure world and the Secure Partition. For example, in the Management Mode Interface specification (Arm DEN 0060A), Section 4 describes that the communication buffer shared between the Non-secure world and the Management Mode (MM) in the Secure world must be of the type EFI\_MM\_COMMUNICATE\_HEADER. This data structure is defined in Volume 4: Platform Initialisation Specification v1.6. Management Mode Core Interface. Any caller of a MM service will have to use the EFI\_MM\_COMMUNICATE\_HEADER data structure.

## 4.13.5 Runtime model of the Secure Partition

This section describes how the Secure Partition interfaces with the SPM.

#### Interface with SPM

In order to instantiate one or more secure services in the Secure Partition in S-EL0, the SPM should define the following types of interfaces:

- Interfaces that enable access to privileged operations from S-EL0. These operations typically require access to system resources that are either shared amongst multiple software components in the Secure world or cannot be directly accessed from an unprivileged Exception Level.
- Interfaces that establish the control path between the SPM and the Secure Partition.

This section describes the APIs currently exported by the SPM that enable a Secure Partition to initialise itself and export its services in S-EL0. These interfaces are not accessible from the Non-secure world.

#### Conduit

The SMC Calling Convention (*Arm DEN 0028B*) specification describes the SMC and HVC conduits for accessing firmware services and their availability depending on the implemented Exception levels. In S-EL0, the Supervisor Call exception (SVC) is the only architectural mechanism available for unprivileged software to make a request for an operation implemented in privileged software. Hence, the SVC conduit must be used by the Secure Partition to access interfaces implemented by the SPM.

A SVC causes an exception to be taken to S-EL1. TF-A assumes ownership of S-EL1 and installs a simple exception vector table in S-EL1 that relays a SVC request from a Secure Partition as a SMC request to the SPM in EL3. Upon servicing the SMC request, Trusted Firmware-A returns control directly to S-EL0 through an ERET instruction.

## **Calling conventions**

The SMC Calling Convention (*Arm DEN 0028B*) specification describes the 32-bit and 64-bit calling conventions for the SMC and HVC conduits. The SVC conduit introduces the concept of SVC32 and SVC64 calling conventions. The SVC32 and SVC64 calling conventions are equivalent to the 32-bit (SMC32) and the 64-bit (SMC64) calling conventions respectively.

## Communication initiated by SPM

A service request is initiated from the SPM through an exception return instruction (ERET) to S-EL0. Later, the Secure Partition issues an SVC instruction to signal completion of the request. Some example use cases are given below:

- A request to initialise the Secure Partition during system boot.
- A request to handle a runtime service request.

### **Communication initiated by Secure Partition**

A request is initiated from the Secure Partition by executing a SVC instruction. An ERET instruction is used by TF-A to return to S-EL0 with the result of the request.

For instance, a request to perform privileged operations on behalf of a partition (e.g. management of memory attributes in the translation tables for the Secure EL1&0 translation regime).

#### **Interfaces**

The current implementation reserves function IDs for Fast Calls in the Standard Secure Service calls range (see SMC Calling Convention (*Arm DEN 0028B*) specification) for each API exported by the SPM. This section defines the function prototypes for each function ID. The function IDs specify whether one or both of the SVC32 and SVC64 calling conventions can be used to invoke the corresponding interface.

## **Secure Partition Event Management**

The Secure Partition provides an Event Management interface that is used by the SPM to delegate service requests to the Secure Partition. The interface also allows the Secure Partition to:

- Register with the SPM a service that it provides.
- Indicate completion of a service request delegated by the SPM

#### Miscellaneous interfaces

#### SPM\_MM\_VERSION\_AARCH32

• Description

Returns the version of the interface exported by SPM.

- · Parameters
  - uint32 Function ID
    - \* SVC32 Version: 0x84000060
- Return parameters
  - int32 Status

On success, the format of the value is as follows:

- \* Bit [31]: Must be 0
- \* Bits [30:16]: Major Version. Must be 0 for this revision of the SPM interface.
- \* Bits [15:0]: Minor Version. Must be 1 for this revision of the SPM interface.

On error, the format of the value is as follows:

\* NOT\_SUPPORTED: SPM interface is not supported or not available for the client.

• Usage

This function returns the version of the Secure Partition Manager implementation. The major version is 0 and the minor version is 1. The version number is a 31-bit unsigned integer, with the upper 15 bits denoting the major revision, and the lower 16 bits denoting the minor revision. The following rules apply to the version numbering:

- Different major revision values indicate possibly incompatible functions.
- For two revisions, A and B, for which the major revision values are identical, if the minor revision value of revision B is greater than the minor revision value of revision A, then every function in revision A must work in a compatible way with revision B. However, it is possible for revision B to have a higher function count than revision A.
- Implementation responsibilities

If this function returns a valid version number, all the functions that are described subsequently must be implemented, unless it is explicitly stated that a function is optional.

See Error Codes for integer values that are associated with each return code.

#### **Secure Partition Initialisation**

The SPM is responsible for initialising the architectural execution context to enable initialisation of a service in S-ELO. The responsibilities of the SPM are listed below. At the end of initialisation, the partition issues a MM\_SP\_EVENT\_COMPLETE\_AARCH64 call (described later) to signal readiness for handling requests for services implemented by the Secure Partition. The initialisation event is executed as a Fast Call.

## **Entry point invocation**

The entry point for service requests that should be handled as Fast Calls is used as the target of the ERET instruction to start initialisation of the Secure Partition.

## **Architectural Setup**

At cold boot, system registers accessible from S-EL0 will be in their reset state unless otherwise specified. The SPM will perform the following architectural setup to enable execution in S-EL0

### **MMU** setup

The platform port of a Secure Partition specifies to the SPM a list of regions that it needs access to and their attributes. The SPM validates this resource description and initialises the Secure EL1&0 translation regime as follows.

- 1. Device regions are mapped with nGnRE attributes and Execute Never instruction access permissions.
- 2. Code memory regions are mapped with RO data and Executable instruction access permissions.
- 3. Read Only data memory regions are mapped with RO data and Execute Never instruction access permissions.
- 4. Read Write data memory regions are mapped with RW data and Execute Never instruction access permissions.
- 5. If the resource description does not explicitly describe the type of memory regions then all memory regions will be marked with Code memory region attributes.
- 6. The UXN and PXN bits are set for regions that are not executable by S-EL0 or S-EL1.

## **System Register Setup**

System registers that influence software execution in S-EL0 are setup by the SPM as follows:

- 1. SCTLR\_EL1
  - UCI=1
  - EOE=0
  - WXN=1
  - nTWE=1
  - nTWI=1
  - UCT=1
  - DZE=1
  - I=1
  - UMA=0

- SA0=1
- C=1
- A=1
- M=1
- 2. CPACR EL1
  - FPEN=b'11
- 3. PSTATE
  - D,A,I,F=1
  - CurrentEL=0 (ELO)
  - SpSel=0 (Thread mode)
  - NRW=0 (AArch64)

## **General Purpose Register Setup**

SPM will invoke the entry point of a service by executing an ERET instruction. This transition into S-EL0 is special since it is not in response to a previous request through a SVC instruction. This is the first entry into S-EL0. The general purpose register usage at the time of entry will be as specified in the "Return State" column of Table 3-1 in Section 3.1 "Register use in AArch64 SMC calls" of the SMC Calling Convention (*Arm DEN 0028B*) specification. In addition, certain other restrictions will be applied as described below.

#### 1. SP\_EL0

A non-zero value will indicate that the SPM has initialised the stack pointer for the current CPU.

The value will be 0 otherwise.

#### 2. X4-X30

The values of these registers will be 0.

## 3. X0-X3

Parameters passed by the SPM.

- X0: Virtual address of a buffer shared between EL3 and S-EL0. The buffer will be mapped in the Secure EL1&0 translation regime with read-only memory attributes described earlier.
- X1: Size of the buffer in bytes.
- X2: Cookie value (IMPLEMENTATION DEFINED).
- X3: Cookie value (IMPLEMENTATION DEFINED).

## **Runtime Event Delegation**

The SPM receives requests for Secure Partition services through a synchronous invocation (i.e. a SMC from the Non-secure world). These requests are delegated to the partition by programming a return from the last MM\_SP\_EVENT\_COMPLETE\_AARCH64 call received from the partition. The last call was made to signal either completion of Secure Partition initialisation or completion of a partition service request.

#### MM\_SP\_EVENT\_COMPLETE\_AARCH64

• Description

Signal completion of the last SP service request.

- Parameters
  - uint32 Function ID
    - \* SVC64 Version: 0xC4000061
  - int32 Event Status Code

Zero or a positive value indicates that the event was handled successfully. The values depend upon the original event that was delegated to the Secure partition. They are described as follows.

- \* SUCCESS: Used to indicate that the Secure Partition was initialised or a runtime request was handled successfully.
- \* Any other value greater than 0 is used to pass a specific Event Status code in response to a runtime event.

A negative value indicates an error. The values of Event Status code depend on the original event.

- Return parameters
  - int32 Event ID/Return Code

Zero or a positive value specifies the unique ID of the event being delegated to the partition by the SPM.

In the current implementation, this parameter contains the function ID of the MM\_COMMUNICATE SMC. This value indicates to the partition that an event has been delegated to it in response to an MM\_COMMUNICATE request from the Non-secure world.

A negative value indicates an error. The format of the value is as follows:

\* NOT\_SUPPORTED: Function was called from the Non-secure world.

See Error Codes for integer values that are associated with each return code.

- uint32 - Event Context Address

Address of a buffer shared between the SPM and Secure Partition to pass event specific information. The format of the data populated in the buffer is implementation defined.

The buffer is mapped in the Secure EL1&0 translation regime with read-only memory attributes described earlier.

For the SVC64 version, this parameter is a 64-bit Virtual Address (VA).

For the SVC32 version, this parameter is a 32-bit Virtual Address (VA).

- uint32 - Event context size

Size of the memory starting at Event Address.

#### - uint32/uint64 - Event Cookie

This is an optional parameter. If unused its value is SBZ.

#### • Usage

This function signals to the SPM that the handling of the last event delegated to a partition has completed. The partition is ready to handle its next event. A return from this function is in response to the next event that will be delegated to the partition. The return parameters describe the next event.

#### • Caller responsibilities

A Secure Partition must only call MM\_SP\_EVENT\_COMPLETE\_AARCH64 to signal completion of a request that was delegated to it by the SPM.

## • Callee responsibilities

When the SPM receives this call from a Secure Partition, the corresponding syndrome information can be used to return control through an ERET instruction, to the instruction immediately after the call in the Secure Partition context. This syndrome information comprises of general purpose and system register values when the call was made.

The SPM must save this syndrome information and use it to delegate the next event to the Secure Partition. The return parameters of this interface must specify the properties of the event and be populated in X0-X3/W0-W3 registers.

## **Secure Partition Memory Management**

A Secure Partition executes at S-EL0, which is an unprivileged Exception Level. The SPM is responsible for enabling access to regions of memory in the system address map from a Secure Partition. This is done by mapping these regions in the Secure EL1&0 Translation regime with appropriate memory attributes. Attributes refer to memory type, permission, cacheability and shareability attributes used in the Translation tables. The definitions of these attributes and their usage can be found in the Armv8-A ARM (*Arm DDI 0487*).

All memory required by the Secure Partition is allocated upfront in the SPM, even before handing over to the Secure Partition for the first time. The initial access permissions of the memory regions are statically provided by the platform port and should allow the Secure Partition to run its initialisation code.

However, they might not suit the final needs of the Secure Partition because its final memory layout might not be known until the Secure Partition initialises itself. As the Secure Partition initialises its runtime environment it might, for example, load dynamically some modules. For instance, a Secure Partition could implement a loader for a standard executable file format (e.g. an PE-COFF loader for loading executable files at runtime). These executable files will be a part of the Secure Partition image. The location of various sections in an executable file and their permission attributes (e.g. read-write data, read-only data and code) will be known only when the file is loaded into memory.

In this case, the Secure Partition needs a way to change the access permissions of its memory regions. The SPM provides this feature through the MM\_SP\_MEMORY\_ATTRIBUTES\_SET\_AARCH64 SVC interface. This interface is available to the Secure Partition during a specific time window: from the first entry into the Secure Partition up to the first SP\_EVENT\_COMPLETE call that signals the Secure Partition has finished its initialisation. Once the initialisation is complete, the SPM does not allow changes to the memory attributes.

This section describes the standard SVC interface that is implemented by the SPM to determine and change permission attributes of memory regions that belong to a Secure Partition.

#### MM\_SP\_MEMORY\_ATTRIBUTES\_GET\_AARCH64

Description

Request the permission attributes of a memory region from S-EL0.

- · Parameters
  - uint32 Function ID

\* SVC64 Version: 0xC4000064

- uint64 Base Address

This parameter is a 64-bit Virtual Address (VA).

There are no alignment restrictions on the Base Address. The permission attributes of the translation granule it lies in are returned.

- Return parameters
  - int32 Memory Attributes/Return Code

On success the format of the Return Code is as follows:

\* Bits[1:0] : Data access permission

· b'00 : No access

· b'01 : Read-Write access

· b'10: Reserved

· b'11 : Read-only access

\* Bit[2]: Instruction access permission

· b'0 : Executable

· b'1: Non-executable

\* Bit[30:3] : Reserved. SBZ.

\* Bit[31] : Must be 0

On failure the following error codes are returned:

- \* INVALID\_PARAMETERS: The Secure Partition is not allowed to access the memory region the Base Address lies in.
- \* NOT\_SUPPORTED: The SPM does not support retrieval of attributes of any memory page that is accessible by the Secure Partition, or the function was called from the Non-secure world. Also returned if it is used after MM\_SP\_EVENT\_COMPLETE\_AARCH64.

See *Error Codes* for integer values that are associated with each return code.

## • Usage

This function is used to request the permission attributes for S-EL0 on a memory region accessible from a Secure Partition. The size of the memory region is equal to the Translation Granule size used in the Secure EL1&0 translation regime. Requests to retrieve other memory region attributes are not currently supported.

Caller responsibilities

The caller must obtain the Translation Granule Size of the Secure EL1&0 translation regime from the SPM through an implementation defined method.

• Callee responsibilities

The SPM must not return the memory access controls for a page of memory that is not accessible from a Secure Partition.

#### MM\_SP\_MEMORY\_ATTRIBUTES\_SET\_AARCH64

Description

Set the permission attributes of a memory region from S-EL0.

- · Parameters
  - uint32 Function ID
    - \* SVC64 Version: 0xC4000065
  - uint64 Base Address

This parameter is a 64-bit Virtual Address (VA).

The alignment of the Base Address must be greater than or equal to the size of the Translation Granule Size used in the Secure EL1&0 translation regime.

- uint32 - Page count

Number of pages starting from the Base Address whose memory attributes should be changed. The page size is equal to the Translation Granule Size.

- uint32 Memory Access Controls
  - \* Bits[1:0]: Data access permission
    - · b'00 : No access
    - · b'01 : Read-Write access
    - · b'10: Reserved
    - · b'11: Read-only access
  - \* Bit[2]: Instruction access permission
    - · b'0 : Executable
    - · b'1 : Non-executable
  - \* Bits[31:3]: Reserved. SBZ.

A combination of attributes that mark the region with RW and Executable permissions is prohibited. A request to mark a device memory region with Executable permissions is prohibited.

- · Return parameters
  - int32 Return Code
    - \* SUCCESS: The Memory Access Controls were changed successfully.
    - \* DENIED: The SPM is servicing a request to change the attributes of a memory region that overlaps with the region specified in this request.
    - \* INVALID\_PARAMETER: An invalid combination of Memory Access Controls has been specified. The Base Address is not correctly aligned. The Secure Partition is not allowed to access part or all of the memory region specified in the call.

- \* NO\_MEMORY: The SPM does not have memory resources to change the attributes of the memory region in the translation tables.
- \* NOT\_SUPPORTED: The SPM does not permit change of attributes of any memory region that is accessible by the Secure Partition. Function was called from the Non-secure world. Also returned if it is used after MM\_SP\_EVENT\_COMPLETE\_AARCH64.

See *Error Codes* for integer values that are associated with each return code.

#### • Usage

This function is used to change the permission attributes for S-EL0 on a memory region accessible from a Secure Partition. The size of the memory region is equal to the Translation Granule size used in the Secure EL1&0 translation regime. Requests to change other memory region attributes are not currently supported.

This function is only available at boot time. This interface is revoked after the Secure Partition sends the first MM\_SP\_EVENT\_COMPLETE\_AARCH64 to signal that it is initialised and ready to receive run-time requests.

## • Caller responsibilities

The caller must obtain the Translation Granule Size of the Secure EL1&0 translation regime from the SPM through an implementation defined method.

## • Callee responsibilities

The SPM must preserve the original memory access controls of the region of memory in case of an unsuccessful call. The SPM must preserve the consistency of the S-EL1 translation regime if this function is called on different PEs concurrently and the memory regions specified overlap.

## **Error Codes**

Name	Value
SUCCESS	0
NOT_SUPPORTED	-1
INVALID_PARAMETER	-2
DENIED	-3
NO_MEMORY	-5
NOT_PRESENT	-7

Copyright (c) 2017-2021, Arm Limited and Contributors. All rights reserved.

# 4.14 FF-A manifest binding to device tree

This document defines the nodes and properties used to define a partition, according to the FF-A specification.

## 4.14.1 Version 1.0

# **Partition Properties**

#### compatible [mandatory]

- value type: <string>
- Must be the string "arm,ffa-manifest-X.Y" which specifies the major and minor versions of the device tree binding for the FFA manifest represented by this node. The minor number is incremented if the binding changes in a backwards compatible manner.
  - \* X is an integer representing the major version number of this document.
  - $\ast\,\,\, Y$  is an integer representing the minor version number of this document.

#### • ffa-version [mandatory]

- value type: <u32>
- Must be two 16 bits values (X, Y), concatenated as 31:16 -> X, 15:0 -> Y, where:
  - st X is the major version of FF-A expected by the partition at the FFA instance it will execute.
  - \* Y is the minor version of FF-A expected by the partition at the FFA instance it will execute.

#### uuid [mandatory]

- value type: prop-encoded-array>
- An array consisting of 4 <u32> values, identifying the UUID of the service implemented by this partition. The UUID format is described in RFC 4122.

#### • id

- value type: <u32>
- Pre-allocated partition ID.

#### · auxiliary-id

- value type: <u32>
- Pre-allocated ID that could be used in memory management transactions.

## description

- value type: <string>
- Name of the partition e.g. for debugging purposes.

### execution-ctx-count [mandatory]

- value type: <u32>
- Number of vCPUs that a VM or SP wants to instantiate.
  - \* In the absence of virtualization, this is the number of execution contexts that a partition implements.
  - \* If value of this field = 1 and number of PEs > 1 then the partition is treated as UP & migrate capable.
  - \* If the value of this field > 1 then the partition is treated as a MP capable partition irrespective of the number of PEs.

#### exception-level [mandatory]

- value type: <u32>
- The target exception level for the partition:
  - \* 0x0: EL1
  - \* 0x1: S\_EL0
  - \* 0x2: S EL1

#### execution-state [mandatory]

- value type: <u32>
- The target execution state of the partition:
  - \* 0: AArch64
  - \* 1: AArch32

#### · load-address

- value type: <u64>
- Physical base address of the partition in memory. Absence of this field indicates that the partition is
  position independent and can be loaded at any address chosen at boot time.

## • entrypoint-offset

- value type: <u64>
- Offset from the base of the partition's binary image to the entry point of the partition. Absence of this field indicates that the entry point is at offset 0x0 from the base of the partition's binary.

### • xlat-granule [mandatory]

- value type: <u32>
- Translation granule used with the partition:
  - \* 0x0: 4k
  - \* 0x1: 16k
  - \* 0x2: 64k

#### boot-order

- value type: <u32>
- A unique number amongst all partitions that specifies if this partition must be booted before others.
   The partition with the smaller number will be booted first.

#### · rx-tx-buffer

- value type: "memory-regions" node
- Specific "memory-regions" nodes that describe the RX/TX buffers expected by the partition. The "compatible" must be the string "arm,ffa-manifest-rx\_tx-buffer".

#### messaging-method [mandatory]

- value type: <u8>
- Specifies which messaging methods are supported by the partition, set bit means the feature is supported, clear bit not supported:
  - \* Bit[0]: support for receiving direct message requests
  - \* Bit[1]: support for sending direct messages

- \* Bit[2]: support for indirect messaging
- \* Bit[3]: support for managed exit

## · has-primary-scheduler

- value type: <empty>
- Presence of this field indicates that the partition implements the primary scheduler. If so, run-time EL must be EL1.

#### · run-time-model

- value type: <u32>
- Run time model that the SPM must enforce for this SP:
  - \* 0x0: Run to completion
  - \* 0x1: Preemptible

#### · time-slice-mem

- value type: <empty>
- Presence of this field indicates that the partition doesn't expect the partition manager to time slice long running memory management functions.

#### • gp-register-num

- value type: <u32>
- Presence of this field indicates that the partition expects the ffa\_init\_info structure to be passed in via the specified general purpose register. The field specifies the general purpose register number but not its width. The width is derived from the partition's execution state, as specified in the partition properties. For example, if the number value is 1 then the general-purpose register used will be x1 in AArch64 state and w1 in AArch32 state.

#### · stream-endpoint-ids

- value type: coded-array>
- List of <u32> tuples, identifying the IDs this partition is acting as proxy for.

# 4.14.2 Memory Regions

## • compatible [mandatory]

- value type: <string>
- Must be the string "arm,ffa-manifest-memory-regions".

#### description

- value type: <string>
- Name of the memory region e.g. for debugging purposes.

## • pages-count [mandatory]

- value type: <u32>
- Count of pages of memory region as a multiple of the translation granule size

## • attributes [mandatory]

- value type: <u32>

- Mapping modes: ORed to get required permission

\* 0x1: Read \* 0x2: Write \* 0x4: Execute

#### · base-address

- value type: <u64>
- Base address of the region. The address must be aligned to the translation granule size. The address given may be a Physical Address (PA), Virtual Address (VA), or Intermediate Physical Address (IPA). Refer to the FFA specification for more information on the restrictions around the address type. If the base address is omitted then the partition manager must map a memory region of the specified size into the partition's translation regime and then communicate the region properties (including the base address chosen by the partition manager) to the partition.

# 4.14.3 Device Regions

## · compatible [mandatory]

- value type: <string>
- Must be the string "arm,ffa-manifest-device-regions".

## · description

- value type: <string>
- Name of the device region e.g. for debugging purposes.

## · reg [mandatory]

- value type: prop-encoded-array>
- A (address, num-pages) pair describing the device, where:
  - \* address: The physical base address <u64> value of the device MMIO region.
  - \* num-pages: The <u32> number of pages of the region. The total size of the region is this value multiplied by the translation granule size.

### • attributes [mandatory]

- value type: <u32>
- Mapping modes: ORed to get required permission
  - \* 0x1: Read \* 0x2: Write
  - \* 0x4: Execute

## • smmu-id

- value type: <u32>
- On systems with multiple System Memory Management Units (SMMUs) this identifier is used to inform the partition manager which SMMU the device is upstream of. If the field is omitted then it is assumed that the device is not upstream of any SMMU.

#### · stream-ids

- value type: prop-encoded-array>

- A list of (id, mem-manage) pair, where:
  - \* id: A unique <u32> value amongst all devices assigned to the partition.

## • interrupts [mandatory]

- value type: prop-encoded-array>
- A list of (id, attributes) pair describing the device interrupts, where:
  - \* id: The <u32> interrupt IDs.
  - \* attributes: A <u32> value, containing the attributes for each interrupt ID:
    - · Interrupt type: SPI, PPI, SGI
    - · Interrupt configuration: Edge triggered, Level triggered
    - · Interrupt security state: Secure, Non-secure
    - · Interrupt priority value
    - · Target execution context/vCPU for each SPI

#### · exclusive-access

- value type: <empty>
- Presence of this field implies that this endpoint must be granted exclusive access and ownership of this device's MMIO region.

Copyright (c) 2019-2021, Arm Limited and Contributors. All rights reserved.

# 4.15 Translation (XLAT) Tables Library

This document describes the design of the translation tables library (version 2) used by Trusted Firmware-A (TF-A). This library provides APIs to create page tables based on a description of the memory layout, as well as setting up system registers related to the Memory Management Unit (MMU) and performing the required Translation Lookaside Buffer (TLB) maintenance operations.

More specifically, some use cases that this library aims to support are:

- 1. Statically allocate translation tables and populate them (at run-time) based on a description of the memory layout. The memory layout is typically provided by the platform port as a list of memory regions;
- 2. Support for generating translation tables pertaining to a different translation regime than the exception level the library code is executing at;
- 3. Support for dynamic mapping and unmapping of regions, even while the MMU is on. This can be used to temporarily map some memory regions and unmap them later on when no longer needed;
- 4. Support for non-identity virtual to physical mappings to compress the virtual address space;
- 5. Support for changing memory attributes of memory regions at run-time.

## 4.15.1 About version 1 and version 2

This document focuses on version 2 of the library, whose sources are available in the lib/xlat\_tables\_v2 directory. Version 1 of the library can still be found in lib/xlat\_tables directory but it is less flexible and doesn't support dynamic mapping. Although potential bug fixes will be applied to both versions, future features enhancements will focus on version 2 and might not be back-ported to version 1. Therefore, it is recommended to use version 2, especially for new platform ports.

However, please note that version 2 is still in active development and is not considered stable yet. Hence, compatibility breaks might be introduced.

From this point onwards, this document will implicitly refer to version 2 of the library.

# 4.15.2 Design concepts and interfaces

This section presents some of the key concepts and data structures used in the translation tables library.

## mmap regions

An mmap\_region is an abstract, concise way to represent a memory region to map. It is one of the key interfaces to the library. It is identified by:

- its physical base address;
- its virtual base address;
- its size;
- its attributes;
- its mapping granularity (optional).

See the struct mmap\_region type in xlat\_tables\_v2.h.

The user usually provides a list of such mmap regions to map and lets the library transpose that in a set of translation tables. As a result, the library might create new translation tables, update or split existing ones.

The region attributes specify the type of memory (for example device or cached normal memory) as well as the memory access permissions (read-only or read-write, executable or not, secure or non-secure, and so on). In the case of the EL1&0 translation regime, the attributes also specify whether the region is a User region (EL0) or Privileged region (EL1). See the MT\_xxx definitions in xlat\_tables\_v2.h. Note that for the EL1&0 translation regime the Execute Never attribute is set simultaneously for both EL1 and EL0.

The granularity controls the translation table level to go down to when mapping the region. For example, assuming the MMU has been configured to use a 4KB granule size, the library might map a 2MB memory region using either of the two following options:

- using a single level-2 translation table entry;
- using a level-2 intermediate entry to a level-3 translation table (which contains 512 entries, each mapping 4KB).

The first solution potentially requires less translation tables, hence potentially less memory. However, if part of this 2MB region is later remapped with different memory attributes, the library might need to split the existing page tables to refine the mappings. If a single level-2 entry has been used here, a level-3 table will need to be allocated on the fly and the level-2 modified to point to this new level-3 table. This has a performance cost at run-time.

If the user knows upfront that such a remapping operation is likely to happen then they might enforce a 4KB mapping granularity for this 2MB region from the beginning; remapping some of these 4KB pages on the fly then becomes a lightweight operation.

The region's granularity is an optional field; if it is not specified the library will choose the mapping granularity for this region as it sees fit (more details can be found in *The memory mapping algorithm* section below).

#### **Translation Context**

The library can create or modify translation tables pertaining to a different translation regime than the exception level the library code is executing at. For example, the library might be used by EL3 software (for instance BL31) to create translation tables pertaining to the S-EL1&0 translation regime.

This flexibility comes from the use of *translation contexts*. A *translation context* constitutes the superset of information used by the library to track the status of a set of translation tables for a given translation regime.

The library internally allocates a default translation context, which pertains to the translation regime of the current exception level. Additional contexts may be explicitly allocated and initialized using the REGISTER\_XLAT\_CONTEXT() macro. Separate APIs are provided to act either on the default translation context or on an alternative one.

To register a translation context, the user must provide the library with the following information:

· A name.

The resulting translation context variable will be called after this name, to which \_xlat\_ctx is appended. For example, if the macro name parameter is foo, the context variable name will be foo\_xlat\_ctx.

• The maximum number of *mmap* regions to map.

Should account for both static and dynamic regions, if applicable.

• The number of sub-translation tables to allocate.

Number of translation tables to statically allocate for this context, excluding the initial lookup level translation table, which is always allocated. For example, if the initial lookup level is 1, this parameter would specify the number of level-2 and level-3 translation tables to pre-allocate for this context.

• The size of the virtual address space.

Size in bytes of the virtual address space to map using this context. This will incidentally determine the number of entries in the initial lookup level translation table: the library will allocate as many entries as is required to map the entire virtual address space.

• The size of the physical address space.

Size in bytes of the physical address space to map using this context.

The default translation context is internally initialized using information coming (for the most part) from platform-specific defines:

- name: hard-coded to tf; hence the name of the default context variable is tf\_xlat\_ctx;
- number of *mmap* regions: MAX\_MMAP\_REGIONS;
- number of sub-translation tables: MAX\_XLAT\_TABLES;
- size of the virtual address space: PLAT\_VIRT\_ADDR\_SPACE\_SIZE;
- size of the physical address space: PLAT\_PHY\_ADDR\_SPACE\_SIZE.

Please refer to the *Porting Guide* for more details about these macros.

## Static and dynamic memory regions

The library optionally supports dynamic memory mapping. This feature may be enabled using the PLAT\_XLAT\_TABLES\_DYNAMIC platform build flag.

When dynamic memory mapping is enabled, the library categorises mmap regions as *static* or *dynamic*.

- *Static regions* are fixed for the lifetime of the system. They can only be added early on, before the translation tables are created and populated. They cannot be removed afterwards.
- Dynamic regions can be added or removed any time.

When the dynamic memory mapping feature is disabled, only static regions exist.

The dynamic memory mapping feature may be used to map and unmap transient memory areas. This is useful when the user needs to access some memory for a fixed period of time, after which the memory may be discarded and reclaimed. For example, a memory region that is only required at boot time while the system is initializing, or to temporarily share a memory buffer between the normal world and trusted world. Note that it is up to the caller to ensure that these regions are not accessed concurrently while the regions are being added or removed.

Although this feature provides some level of dynamic memory allocation, this does not allow dynamically allocating an arbitrary amount of memory at an arbitrary memory location. The user is still required to declare at compile-time the limits of these allocations; the library will deny any mapping request that does not fit within this pre-allocated pool of memory.

# 4.15.3 Library APIs

The external APIs exposed by this library are declared and documented in the xlat\_tables\_v2.h header file. This should be the reference point for getting information about the usage of the different APIs this library provides. This section just provides some extra details and clarifications.

Although the mmap\_region structure is a publicly visible type, it is not recommended to populate these structures by hand. Instead, wherever APIs expect function arguments of type mmap\_region\_t, these should be constructed using the MAP\_REGION\*() family of helper macros. This is to limit the risk of compatibility breaks, should the mmap\_region structure type evolve in the future.

The MAP\_REGION() and MAP\_REGION\_FLAT() macros do not allow specifying a mapping granularity, which leaves the library implementation free to choose it. However, in cases where a specific granularity is required, the MAP\_REGION2() macro might be used instead.

As explained earlier in this document, when the dynamic mapping feature is disabled, there is no notion of dynamic regions. Conceptually, there are only static regions. For this reason (and to retain backward compatibility with the version 1 of the library), the APIs that map static regions do not embed the word *static* in their functions names (for example mmap\_add\_region()), in contrast with the dynamic regions APIs (for example mmap\_add\_dynamic\_region()).

Although the definition of static and dynamic regions is not based on the state of the MMU, the two are still related in some way. Static regions can only be added before init\_xlat\_tables() is called and init\_xlat\_tables() must be called while the MMU is still off. As a result, static regions cannot be added once the MMU has been enabled. Dynamic regions can be added with the MMU on or off. In practice, the usual call flow would look like this:

- 1. The MMU is initially off.
- 2. Add some static regions, add some dynamic regions.
- 3. Initialize translation tables based on the list of mmap regions (using one of the init\_xlat\_tables\*() APIs).
- 4. At this point, it is no longer possible to add static regions. Dynamic regions can still be added or removed.
- 5. Enable the MMU.
- 6. Dynamic regions can continue to be added or removed.

Because static regions are added early on at boot time and are all in the control of the platform initialization code, the mmap\_add\*() family of APIs are not expected to fail. They do not return any error code.

Nonetheless, these APIs will check upfront whether the region can be successfully added before updating the translation context structure. If the library detects that there is insufficient memory to meet the request, or that the new region will overlap another one in an invalid way, or if any other unexpected error is encountered, they will print an error message on the UART. Additionally, when asserts are enabled (typically in debug builds), an assertion will be triggered. Otherwise, the function call will just return straight away, without adding the offending memory region.

# 4.15.4 Library limitations

Dynamic regions are not allowed to overlap each other. Static regions are allowed to overlap as long as one of them is fully contained inside the other one. This is allowed for backwards compatibility with the previous behaviour in the version 1 of the library.

# 4.15.5 Implementation details

#### Code structure

The library is divided into 4 modules:

#### · Core module

Provides the main functionality of the library, such as the initialization of translation tables contexts and mapping/unmapping memory regions. This module provides functions such as mmap\_add\_region\_ctx that let the caller specify the translation tables context affected by them.

See xlat\_tables\_core.c.

#### · Active context module

Instantiates the context that is used by the current BL image and provides helpers to manipulate it, abstracting it from the rest of the code. This module provides functions such as mmap\_add\_region, that directly affect the BL image using them.

See xlat\_tables\_context.c.

#### · Utilities module

Provides additional functionality like debug print of the current state of the translation tables and helpers to query memory attributes and to modify them.

See xlat\_tables\_utils.c.

#### · Architectural module

Provides functions that are dependent on the current execution state (AArch32/AArch64), such as the functions used for TLB invalidation, setup the MMU, or calculate the Physical Address Space size. They do not need a translation context to work on.

See aarch32/xlat\_tables\_arch.c and aarch64/xlat\_tables\_arch.c.

## From mmap regions to translation tables

A translation context contains a list of mmap\_region\_t, which holds the information of all the regions that are mapped at any given time. Whenever there is a request to map (resp. unmap) a memory region, it is added to (resp. removed from) the mmap\_region\_t list.

The mmap regions list is a conceptual way to represent the memory layout. At some point, the library has to convert this information into actual translation tables to program into the MMU.

Before the init\_xlat\_tables() API is called, the library only acts on the mmap regions list. Adding a static or dynamic region at this point through one of the mmap\_add\*() APIs does not affect the translation tables in any way, they only get registered in the internal mmap region list. It is only when the user calls the init\_xlat\_tables() that the translation tables are populated in memory based on the list of mmap regions registered so far. This is an optimization that allows creation of the initial set of translation tables in one go, rather than having to edit them every time while the MMU is disabled.

After the init\_xlat\_tables() API has been called, only dynamic regions can be added. Changes to the translation tables (as well as the mmap regions list) will take effect immediately.

## The memory mapping algorithm


The mapping function is implemented as a recursive algorithm. It is however bound by the level of depth of the translation tables (the Armv8-A architecture allows up to 4 lookup levels).

By default<sup>1</sup>, the algorithm will attempt to minimize the number of translation tables created to satisfy the user's request. It will favour mapping a region using the biggest possible blocks, only creating a sub-table if it is strictly necessary. This is to reduce the memory footprint of the firmware.

The most common reason for needing a sub-table is when a specific mapping requires a finer granularity. Misaligned regions also require a finer granularity than what the user may had originally expected, using a lot more memory than expected. The reason is that all levels of translation are restricted to address translations of the same granularity as the size of the blocks of that level. For example, for a 4 KiB page size, a level 2 block entry can only translate up to a granularity of 2 MiB. If the Physical Address is not aligned to 2 MiB then additional level 3 tables are also needed.

Note that not every translation level allows any type of descriptor. Depending on the page size, levels 0 and 1 of translation may only allow table descriptors. If a block entry could be able to describe a translation, but that level does not allow block descriptors, a table descriptor will have to be used instead, as well as additional tables at the next level.

<sup>&</sup>lt;sup>1</sup> That is, when mmap regions do not enforce their mapping granularity.



The mmap regions are sorted in a way that simplifies the code that maps them. Even though this ordering is only strictly needed for overlapping static regions, it must also be applied for dynamic regions to maintain a consistent order of all regions at all times. As each new region is mapped, existing entries in the translation tables are checked to ensure consistency. Please refer to the comments in the source code of the core module for more details about the sorting algorithm in use.

## **TLB maintenance operations**

The library takes care of performing TLB maintenance operations when required. For example, when the user requests removing a dynamic region, the library invalidates all TLB entries associated to that region to ensure that these changes are visible to subsequent execution, including speculative execution, that uses the changed translation table entries.

A counter-example is the initialization of translation tables. In this case, explicit TLB maintenance is not required. The Armv8-A architecture guarantees that all TLBs are disabled from reset and their contents have no effect on address translation at reset<sup>2</sup>. Therefore, the TLBs invalidation is deferred to the enable\_mmu\*() family of functions, just before the MMU is turned on.

 $<sup>^2</sup>$  See section D4.9 Translation Lookaside Buffers (TLBs), subsection TLB behavior at reset in Armv8-A, rev C.a.

TLB invalidation is not required when adding dynamic regions either. Dynamic regions are not allowed to overlap existing memory region. Therefore, if the dynamic mapping request is deemed legitimate, it automatically concerns memory that was not mapped in this translation regime and the library will have initialized its corresponding translation table entry to an invalid descriptor. Given that the TLBs are not architecturally permitted to hold any invalid translation table entry<sup>3</sup>, this means that this mapping cannot be cached in the TLBs.

Copyright (c) 2017-2019, Arm Limited and Contributors. All rights reserved.

# 4.16 Chain of trust bindings

The device tree allows to describe the chain of trust with the help of 'cot' node which contain 'manifests' and 'images' as sub-nodes. 'manifests' and 'images' nodes contains number of sub-nodes (i.e. 'certificate' and 'image' nodes) mentioning properties of the certificate and image respectively.

Also, device tree describes 'non-volatile-counters' node which contains number of sub-nodes mentioning properties of all non-volatile-counters used in the chain of trust.

## 4.16.1 cot

This is root node which contains 'manifests' and 'images' as sub-nodes

# 4.16.2 Manifests and Certificate node bindings definition

• Manifests node Description: Container of certificate nodes.

#### **PROPERTIES**

- compatible: Usage: required

Value type: <string>

Definition: must be "arm, cert-descs"

• Certificate node Description:

Describes certificate properties which are used during the authentication process.

#### **PROPERTIES**

- root-certificate Usage:

Required for the certificate with no parent. In other words, certificates which are validated using root of trust public key.

Value type: <boolean>

- image-id Usage: Required for every certificate with unique id.

Value type: <u32>

- parent Usage:

It refers to their parent image, which typically contains information to authenticate the certificate. This property is required for all non-root certificates.

<sup>&</sup>lt;sup>3</sup> See section D4.10.1 General TLB maintenance requirements in Armv8-A, rev C.a.

This property is not required for root-certificates as root-certificates are validated using root of trust public key provided by platform.

Value type: <phandle>

### - signing-key Usage:

This property is used to refer public key node present in parent certificate node and it is required property for all non-root certificates which are authenticated using public-key present in parent certificate.

This property is not required for root-certificates as root-certificates are validated using root of trust public key provided by platform.

Value type: <phandle>

## - antirollback-counter Usage:

This property is used by all certificates which are protected against rollback attacks using a non-volatile counter and it is an optional property.

This property is used to refer one of the non-volatile counter sub-node present in 'non-volatile counters' node.

Value type: <phandle>

#### **SUBNODES**

- Description:

Hash and public key information present in the certificate are shown by these nodes.

- public key node Description: Provide public key information in the certificate.

## **PROPERTIES**

\* oid Usage:

This property provides the Object ID of public key provided in the certificate which the help of which public key information can be extracted.

Value type: <string>

**– hash node** Description: Provide the hash information in the certificate.

#### **PROPERTIES**

\* oid Usage:

This property provides the Object ID of hash provided in the certificate which the help of which hash information can be extracted.

Value type: <string>

### Example:

```
cot {
   manifests {
      compatible = "arm, cert-descs"

      trusted-key-cert: trusted-key-cert {
         root-certificate;
         image-id = <TRUSTED_KEY_CERT_ID>;
         antirollback-counter = <&trusted_nv_counter>;
    }
}
```

(continues on next page)

(continued from previous page)

```
trusted-world-pk: trusted-world-pk {
            oid = TRUSTED_WORLD_PK_OID;
         };
         non-trusted-world-pk: non-trusted-world-pk {
            oid = NON_TRUSTED_WORLD_PK_OID;
         };
      };
      scp_fw_key_cert: scp_fw_key_cert {
         image-id = <SCP_FW_KEY_CERT_ID>;
         parent = <&trusted-key-cert>;
         signing-key = <&trusted_world_pk>;
         antirollback-counter = <&trusted_nv_counter>;
         scp_fw_content_pk: scp_fw_content_pk {
            oid = SCP_FW_CONTENT_CERT_PK_OID;
         };
      };
      next-certificate {
      };
  };
};
```

# 4.16.3 Images and Image node bindings definition

• Images node Description: Container of image nodes

#### **PROPERTIES**

- compatible: Usage: required

Value type: <string>

Definition: must be "arm, img-descs"

• Image node Description:

Describes image properties which will be used during authentication process.

## **PROPERTIES**

- image-id Usage: Required for every image with unique id.

Value type: <u32>

- parent Usage:

Required for every image to provide a reference to its parent image, which contains the necessary information to authenticate it.

Value type: <phandle>

### - hash Usage:

Required for all images which are validated using hash method. This property is used to refer hash node present in parent certificate node.

Value type: <phandle>

Note:

Currently, all images are validated using 'hash' method. In future, there may be multiple methods can be used to validate the image.

## Example:

# 4.16.4 non-volatile counter node binding definition

• non-volatile counters node Description: Contains properties for non-volatile counters.

## **PROPERTIES**

```
- compatible: Usage: required
```

Value type: <string>

Definition: must be "arm, non-volatile-counter"

- #address-cells Usage: required

Value type: <u32>

Definition:

Must be set according to address size of non-volatile counter register

- #size-cells Usage: required

Value type: <u32>

Definition: must be set to 0

**SUBNODE** 

- counters node Description: Contains various non-volatile counters present in the platform.

#### **PROPERTIES**

- id Usage: Required for every nv-counter with unique id.

Value type: <u32>

- reg Usage:

Register base address of non-volatile counter and it is required property.

Value type: <u32>

- oid Usage:

This property provides the Object ID of non-volatile counter provided in the certificate and it is required property.

Value type: <string>

Example: Below is non-volatile counters example for ARM platform

```
non_volatile_counters: non_volatile_counters {
    compatible = "arm, non-volatile-counter";
    #address-cells = <1>;
    #size-cells = <0>;

    trusted-nv-counter: trusted_nv_counter {
        id = <TRUSTED_NV_CTR_ID>;
        reg = <TFW_NVCTR_BASE>;
        oid = TRUSTED_FW_NVCOUNTER_OID;
    };

    non_trusted_nv_counter: non_trusted_nv_counter {
        id = <NON_TRUSTED_NV_CTR_ID>;
        reg = <NTFW_CTR_BASE>;
        oid = NON_TRUSTED_FW_NVCOUNTER_OID;
    };
};
```

# 4.16.5 Future update to chain of trust binding

This binding document needs to be revisited to generalise some terminologies which are currently specific to X.509 certificates for e.g. Object IDs.

Copyright (c) 2020, Arm Limited. All rights reserved.

**CHAPTER** 

**FIVE** 

# SYSTEM DESIGN

# 5.1 Alternative Boot Flows

# 5.1.1 EL3 payloads alternative boot flow

On a pre-production system, the ability to execute arbitrary, bare-metal code at the highest exception level is required. It allows full, direct access to the hardware, for example to run silicon soak tests.

Although it is possible to implement some baremetal secure firmware from scratch, this is a complex task on some platforms, depending on the level of configuration required to put the system in the expected state.

Rather than booting a baremetal application, a possible compromise is to boot EL3 payloads through TF-A instead. This is implemented as an alternative boot flow, where a modified BL2 boots an EL3 payload, instead of loading the other BL images and passing control to BL31. It reduces the complexity of developing EL3 baremetal code by:

- putting the system into a known architectural state;
- taking care of platform secure world initialization;
- loading the SCP\_BL2 image if required by the platform.

When booting an EL3 payload on Arm standard platforms, the configuration of the TrustZone controller is simplified such that only region 0 is enabled and is configured to permit secure access only. This gives full access to the whole DRAM to the EL3 payload.

The system is left in the same state as when entering BL31 in the default boot flow. In particular:

- Running in EL3;
- Current state is AArch64;
- Little-endian data access:
- All exceptions disabled;
- MMU disabled;
- · Caches disabled.

## **Booting an EL3 payload**

The EL3 payload image is a standalone image and is not part of the FIP. It is not loaded by TF-A. Therefore, there are 2 possible scenarios:

- The EL3 payload may reside in non-volatile memory (NVM) and execute in place. In this case, booting it is just a matter of specifying the right address in NVM through EL3\_PAYLOAD\_BASE when building TF-A.
- The EL3 payload needs to be loaded in volatile memory (e.g. DRAM) at run-time.

To help in the latter scenario, the SPIN\_ON\_BL1\_EXIT=1 build option can be used. The infinite loop that it introduces in BL1 stops execution at the right moment for a debugger to take control of the target and load the payload (for example, over JTAG).

It is expected that this loading method will work in most cases, as a debugger connection is usually available in a pre-production system. The user is free to use any other platform-specific mechanism to load the EL3 payload, though.

## 5.1.2 Preloaded BL33 alternative boot flow

Some platforms have the ability to preload BL33 into memory instead of relying on TF-A to load it. This may simplify packaging of the normal world code and improve performance in a development environment. When secure world cold boot is complete, TF-A simply jumps to a BL33 base address provided at build time.

For this option to be used, the PRELOADED\_BL33\_BASE build option has to be used when compiling TF-A. For example, the following command will create a FIP without a BL33 and prepare to jump to a BL33 image loaded at address 0x80000000:

```
make PRELOADED_BL33_BASE=0x80000000 PLAT=fvp all fip
```

Copyright (c) 2019, Arm Limited. All rights reserved.

# 5.2 Authentication Framework & Chain of Trust

The aim of this document is to describe the authentication framework implemented in Trusted Firmware-A (TF-A). This framework fulfills the following requirements:


- 1. It should be possible for a platform port to specify the Chain of Trust in terms of certificate hierarchy and the mechanisms used to verify a particular image/certificate.
- 2. The framework should distinguish between:
  - The mechanism used to encode and transport information, e.g. DER encoded X.509v3 certificates to ferry Subject Public Keys, hashes and non-volatile counters.
  - The mechanism used to verify the transported information i.e. the cryptographic libraries.

The framework has been designed following a modular approach illustrated in the next diagram:

+	-+	-+	+
Trusted	Trusted	Trusted	
Firmware	Firmware	Firmware	
Generic	IO Framework	Platform	
Code i.e.	(I0)	Port	
BL1/BL2 (GEN)		(PP)	

(continues on next page)





This document describes the inner details of the authentication framework and the abstraction mechanisms available to specify a Chain of Trust.

# 5.2.1 Framework design


This section describes some aspects of the framework design and the rationale behind them. These aspects are key to verify a Chain of Trust.

#### **Chain of Trust**

A CoT is basically a sequence of authentication images which usually starts with a root of trust and culminates in a single data image. The following diagram illustrates how this maps to a CoT for the BL31 image described in the TBBR-Client specification.

(continues on next page)

(continued from previous page)



The root of trust is usually a public key (ROTPK) that has been burnt in the platform and cannot be modified.

## Image types

Images in a CoT are categorised as authentication and data images. An authentication image contains information to authenticate a data image or another authentication image. A data image is usually a boot loader binary, but it could be any other data that requires authentication.

## **Component responsibilities**

For every image in a Chain of Trust, the following high level operations are performed to verify it:

- 1. Allocate memory for the image either statically or at runtime.
- 2. Identify the image and load it in the allocated memory.
- 3. Check the integrity of the image as per its type.
- 4. Authenticate the image as per the cryptographic algorithms used.
- 5. If the image is an authentication image, extract the information that will be used to authenticate the next image in the CoT.

In Diagram 1, each component is responsible for one or more of these operations. The responsibilities are briefly described below.

## TF-A Generic code and IO framework (GEN/IO)

These components are responsible for initiating the authentication process for a particular image in BL1 or BL2. For each BL image that requires authentication, the Generic code asks recursively the Authentication module what is the parent image until either an authenticated image or the ROT is reached. Then the Generic code calls the IO framework to load the image and calls the Authentication module to authenticate it, following the CoT from ROT to Image.

## **TF-A Platform Port (PP)**

The platform is responsible for:

- 1. Specifying the CoT for each image that needs to be authenticated. Details of how a CoT can be specified by the platform are explained later. The platform also specifies the authentication methods and the parsing method used for each image.
- 2. Statically allocating memory for each parameter in each image which is used for verifying the CoT, e.g. memory for public keys, hashes etc.
- 3. Providing the ROTPK or a hash of it.
- 4. Providing additional information to the IPM to enable it to identify and extract authentication parameters contained in an image, e.g. if the parameters are stored as X509v3 extensions, the corresponding OID must be provided.
- 5. Fulfill any other memory requirements of the IPM and the CM (not currently described in this document).
- 6. Export functions to verify an image which uses an authentication method that cannot be interpreted by the CM, e.g. if an image has to be verified using a NV counter, then the value of the counter to compare with can only be provided by the platform.
- 7. Export a custom IPM if a proprietary image format is being used (described later).

## **Authentication Module (AM)**

It is responsible for:

- 1. Providing the necessary abstraction mechanisms to describe a CoT. Amongst other things, the authentication and image parsing methods must be specified by the PP in the CoT.
- 2. Verifying the CoT passed by GEN by utilising functionality exported by the PP, IPM and CM.
- 3. Tracking which images have been verified. In case an image is a part of multiple CoTs then it should be verified only once e.g. the Trusted World Key Certificate in the TBBR-Client spec. contains information to verify SCP\_BL2, BL31, BL32 each of which have a separate CoT. (This responsibility has not been described in this document but should be trivial to implement).
- 4. Reusing memory meant for a data image to verify authentication images e.g. in the CoT described in Diagram 2, each certificate can be loaded and verified in the memory reserved by the platform for the BL31 image. By the time BL31 (the data image) is loaded, all information to authenticate it will have been extracted from the parent image i.e. BL31 content certificate. It is assumed that the size of an authentication image will never exceed the size of a data image. It should be possible to verify this at build time using asserts.

## **Cryptographic Module (CM)**

The CM is responsible for providing an API to:

- 1. Verify a digital signature.
- 2. Verify a hash.

The CM does not include any cryptography related code, but it relies on an external library to perform the cryptographic operations. A Crypto-Library (CL) linking the CM and the external library must be implemented. The following functions must be provided by the CL:

These functions are registered in the CM using the macro:

```
REGISTER_CRYPTO_LIB(_name, _init, _verify_signature, _verify_hash);
```

\_name must be a string containing the name of the CL. This name is used for debugging purposes.

# Image Parser Module (IPM)

The IPM is responsible for:

- 1. Checking the integrity of each image loaded by the IO framework.
- 2. Extracting parameters used for authenticating an image based upon a description provided by the platform in the CoT descriptor.

Images may have different formats (for example, authentication images could be x509v3 certificates, signed ELF files or any other platform specific format). The IPM allows to register an Image Parser Library (IPL) for every image format used in the CoT. This library must implement the specific methods to parse the image. The IPM obtains the image format from the CoT and calls the right IPL to check the image integrity and extract the authentication parameters.

See Section "Describing the image parsing methods" for more details about the mechanism the IPM provides to define and register IPLs.

#### **Authentication methods**

The AM supports the following authentication methods:

- 1. Hash
- 2. Digital signature

The platform may specify these methods in the CoT in case it decides to define a custom CoT instead of reusing a predefined one.

If a data image uses multiple methods, then all the methods must be a part of the same CoT. The number and type of parameters are method specific. These parameters should be obtained from the parent image using the IPM.

### 1. Hash

Parameters:

- 1. A pointer to data to hash
- 2. Length of the data
- 3. A pointer to the hash
- 4. Length of the hash

The hash will be represented by the DER encoding of the following ASN.1 type:

```
DigestInfo ::= SEQUENCE {
    digestAlgorithm DigestAlgorithmIdentifier,
    digest Digest
}
```

This ASN.1 structure makes it possible to remove any assumption about the type of hash algorithm used as this information accompanies the hash. This should allow the Cryptography Library (CL) to support multiple hash algorithm implementations.

# 2. Digital Signature

Parameters:

- 1. A pointer to data to sign
- 2. Length of the data
- 3. Public Key Algorithm
- 4. Public Key value
- 5. Digital Signature Algorithm
- 6. Digital Signature value

The Public Key parameters will be represented by the DER encoding of the following ASN.1 type:

The Digital Signature Algorithm will be represented by the DER encoding of the following ASN.1 types.

The digital signature will be represented by:

```
signature ::= BIT STRING
```

The authentication framework will use the image descriptor to extract all the information related to authentication.

# 5.2.2 Specifying a Chain of Trust

A CoT can be described as a set of image descriptors linked together in a particular order. The order dictates the sequence in which they must be verified. Each image has a set of properties which allow the AM to verify it. These properties are described below.

The PP is responsible for defining a single or multiple CoTs for a data image. Unless otherwise specified, the data structures described in the following sections are populated by the PP statically.

## Describing the image parsing methods

The parsing method refers to the format of a particular image. For example, an authentication image that represents a certificate could be in the X.509v3 format. A data image that represents a boot loader stage could be in raw binary or ELF format. The IPM supports three parsing methods. An image has to use one of the three methods described below. An IPL is responsible for interpreting a single parsing method. There has to be one IPL for every method used by the platform.

- 1. Raw format: This format is effectively a nop as an image using this method is treated as being in raw binary format e.g. boot loader images used by TF-A. This method should only be used by data images.
- 2. X509V3 method: This method uses industry standards like X.509 to represent PKI certificates (authentication images). It is expected that open source libraries will be available which can be used to parse an image represented by this method. Such libraries can be used to write the corresponding IPL e.g. the X.509 parsing library code in mbed TLS.
- 3. Platform defined method: This method caters for platform specific proprietary standards to represent authentication or data images. For example, The signature of a data image could be appended to the data image raw binary. A header could be prepended to the combined blob to specify the extents of each component. The platform will have to implement the corresponding IPL to interpret such a format.

The following enum can be used to define these three methods.

An IPL must provide functions with the following prototypes:

An IPL for each type must be registered using the following macro:

```
REGISTER_IMG_PARSER_LIB(_type, _name, _init, _check_int, _get_param)
```

- \_type: one of the types described above.
- \_name: a string containing the IPL name for debugging purposes.
- \_init: initialization function pointer.
- \_check\_int: check image integrity function pointer.

• \_get\_param: extract authentication parameter function pointer.

The init() function will be used to initialize the IPL.

The check\_integrity() function is passed a pointer to the memory where the image has been loaded by the IO framework and the image length. It should ensure that the image is in the format corresponding to the parsing method and has not been tampered with. For example, RFC-2459 describes a validation sequence for an X.509 certificate.

The get\_auth\_param() function is passed a parameter descriptor containing information about the parameter (type\_desc and cookie) to identify and extract the data corresponding to that parameter from an image. This data will be used to verify either the current or the next image in the CoT sequence.

Each image in the CoT will specify the parsing method it uses. This information will be used by the IPM to find the right parser descriptor for the image.

## Describing the authentication method(s)

As part of the CoT, each image has to specify one or more authentication methods which will be used to verify it. As described in the Section "Authentication methods", there are three methods supported by the AM.

```
typedef enum {
   AUTH_METHOD_NONE,
   AUTH_METHOD_HASH,
   AUTH_METHOD_SIG,
   AUTH_METHOD_NUM
} auth_method_type_t;
```

The AM defines the type of each parameter used by an authentication method. It uses this information to:

- 1. Specify to the get\_auth\_param() function exported by the IPM, which parameter should be extracted from an image.
- 2. Correctly marshall the parameters while calling the verification function exported by the CM and PP.
- 3. Extract authentication parameters from a parent image in order to verify a child image e.g. to verify the certificate image, the public key has to be obtained from the parent image.

The AM defines the following structure to identify an authentication parameter required to verify an image.

```
typedef struct auth_param_type_desc_s {
   auth_param_type_t type;
   void *cookie;
} auth_param_type_desc_t;
```

cookie is used by the platform to specify additional information to the IPM which enables it to uniquely identify the parameter that should be extracted from an image. For example, the hash of a BL3x image in its corresponding content certificate is stored in an X509v3 custom extension field. An extension field can only be identified using an OID. In

this case, the cookie could contain the pointer to the OID defined by the platform for the hash extension field while the type field could be set to AUTH\_PARAM\_HASH. A value of 0 for the cookie field means that it is not used.

For each method, the AM defines a structure with the parameters required to verify the image.

The AM defines the following structure to describe an authentication method for verifying an image

```
/*
    * Authentication method descriptor
    */
typedef struct auth_method_desc_s {
        auth_method_type_t type;
        union {
            auth_method_param_hash_t hash;
            auth_method_param_sig_t sig;
        } param;
    } param;
} auth_method_desc_t;
```

Using the method type specified in the type field, the AM finds out what field needs to access within the param union.

## **Storing Authentication parameters**

A parameter described by auth\_param\_type\_desc\_t to verify an image could be obtained from either the image itself or its parent image. The memory allocated for loading the parent image will be reused for loading the child image. Hence parameters which are obtained from the parent for verifying a child image need to have memory allocated for them separately where they can be stored. This memory must be statically allocated by the platform port.

The AM defines the following structure to store the data corresponding to an authentication parameter.

```
typedef struct auth_param_data_desc_s {
    void *auth_param_ptr;
    unsigned int auth_param_len;
} auth_param_data_desc_t;
```

The auth\_param\_ptr field is initialized by the platform. The auth\_param\_len field is used to specify the length of the data in the memory.

For parameters that can be obtained from the child image itself, the IPM is responsible for populating the auth\_param\_ptr and auth\_param\_len fields while executing the img\_get\_auth\_param() function.

The AM defines the following structure to enable an image to describe the parameters that should be extracted from it and used to verify the next image (child) in a CoT.

```
typedef struct auth_param_desc_s {
   auth_param_type_desc_t type_desc;
   auth_param_data_desc_t data;
} auth_param_desc_t;
```

### Describing an image in a CoT

An image in a CoT is a consolidation of the following aspects of a CoT described above.

- 1. A unique identifier specified by the platform which allows the IO framework to locate the image in a FIP and load it in the memory reserved for the data image in the CoT.
- 2. A parsing method which is used by the AM to find the appropriate IPM.
- 3. Authentication methods and their parameters as described in the previous section. These are used to verify the current image.
- 4. Parameters which are used to verify the next image in the current CoT. These parameters are specified only by authentication images and can be extracted from the current image once it has been verified.

The following data structure describes an image in a CoT.

```
typedef struct auth_img_desc_s {
   unsigned int img_id;
   const struct auth_img_desc_s *parent;
   img_type_t img_type;
   const auth_method_desc_t *const img_auth_methods;
   const auth_param_desc_t *const authenticated_data;
} auth_img_desc_t;
```

A CoT is defined as an array of pointers to auth\_image\_desc\_t structures linked together by the parent field. Those nodes with no parent must be authenticated using the ROTPK stored in the platform.

# 5.2.3 Implementation example

This section is a detailed guide explaining a trusted boot implementation using the authentication framework. This example corresponds to the Applicative Functional Mode (AFM) as specified in the TBBR-Client document. It is recommended to read this guide along with the source code.

#### The TBBR CoT

CoT specific to BL1 and BL2 can be found in drivers/auth/tbbr/tbbr\_cot\_bl1.c and drivers/auth/tbbr/tbbr\_cot\_bl2.c respectively. The common CoT used across BL1 and BL2 can be found in drivers/auth/tbbr/tbbr\_cot\_common.c. This CoT consists of an array of pointers to image descriptors and it is registered in the framework using the macro REGISTER\_COT(cot\_desc), where cot\_desc must be the name of the array (passing a pointer or any other type of indirection will cause the registration process to fail).

The number of images participating in the boot process depends on the CoT. There is, however, a minimum set of images that are mandatory in TF-A and thus all CoTs must present:

- BL2
- SCP\_BL2 (platform specific)
- BL31
- BL32 (optional)
- BL33

The TBBR specifies the additional certificates that must accompany these images for a proper authentication. Details about the TBBR CoT may be found in the *Trusted Board Boot* document.

Following the *Porting Guide*, a platform must provide unique identifiers for all the images and certificates that will be loaded during the boot process. If a platform is using the TBBR as a reference for trusted boot, these identifiers can be obtained from include/common/tbbr/tbbr\_img\_def.h. Arm platforms include this file in include/plat/arm/common/arm\_def.h. Other platforms may also include this file or provide their own identifiers.

**Important**: the authentication module uses these identifiers to index the CoT array, so the descriptors location in the array must match the identifiers.

Each image descriptor must specify:

- img\_id: the corresponding image unique identifier defined by the platform.
- img\_type: the image parser module uses the image type to call the proper parsing library to check the image integrity and extract the required authentication parameters. Three types of images are currently supported:
  - IMG\_RAW: image is a raw binary. No parsing functions are available, other than reading the whole image.
  - IMG\_PLAT: image format is platform specific. The platform may use this type for custom images not directly supported by the authentication framework.
  - IMG\_CERT: image is an x509v3 certificate.
- parent: pointer to the parent image descriptor. The parent will contain the information required to authenticate the current image. If the parent is NULL, the authentication parameters will be obtained from the platform (i.e. the BL2 and Trusted Key certificates are signed with the ROT private key, whose public part is stored in the platform).
- img\_auth\_methods: this points to an array which defines the authentication methods that must be checked to consider an image authenticated. Each method consists of a type and a list of parameter descriptors. A parameter descriptor consists of a type and a cookie which will point to specific information required to extract that parameter from the image (i.e. if the parameter is stored in an x509v3 extension, the cookie will point to the extension OID). Depending on the method type, a different number of parameters must be specified. This pointer should not be NULL. Supported methods are:
  - AUTH\_METHOD\_HASH: the hash of the image must match the hash extracted from the parent image. The
    following parameter descriptors must be specified:
    - \* data: data to be hashed (obtained from current image)
    - \* hash: reference hash (obtained from parent image)

- AUTH\_METHOD\_SIG: the image (usually a certificate) must be signed with the private key whose public
  part is extracted from the parent image (or the platform if the parent is NULL). The following parameter
  descriptors must be specified:
  - \* pk: the public key (obtained from parent image)
  - \* sig: the digital signature (obtained from current image)
  - \* alg: the signature algorithm used (obtained from current image)
  - \* data: the data to be signed (obtained from current image)
- authenticated\_data: this array pointer indicates what authentication parameters must be extracted from an image once it has been authenticated. Each parameter consists of a parameter descriptor and the buffer address/size to store the parameter. The CoT is responsible for allocating the required memory to store the parameters. This pointer may be NULL.

In the tbbr\_cot\*.c file, a set of buffers are allocated to store the parameters extracted from the certificates. In the case of the TBBR CoT, these parameters are hashes and public keys. In DER format, an RSA-4096 public key requires 550 bytes, and a hash requires 51 bytes. Depending on the CoT and the authentication process, some of the buffers may be reused at different stages during the boot.

Next in that file, the parameter descriptors are defined. These descriptors will be used to extract the parameter data from the corresponding image.

### **Example: the BL31 Chain of Trust**

Four image descriptors form the BL31 Chain of Trust:

```
static const auth_img_desc_t trusted_key_cert = {
        .img_id = TRUSTED_KEY_CERT_ID,
        .img_type = IMG_CERT,
        .parent = NULL,
        .img_auth_methods = (const auth_method_desc_t[AUTH_METHOD_NUM]) {
                \lceil 0 \rceil = \{
                         .type = AUTH_METHOD_SIG,
                         .param.sig = {
                                 .pk = &subject_pk,
                                 .sig = \&sig,
                                 .alg = &sig_alg,
                                 .data = &raw_data
                         }
                },
                [1] = \{
                         .type = AUTH_METHOD_NV_CTR,
                         .param.nv_ctr = {
                                 .cert_nv_ctr = &trusted_nv_ctr,
                                 .plat_nv_ctr = &trusted_nv_ctr
                         }
                }
        },
        .authenticated_data = (const auth_param_desc_t[COT_MAX_VERIFIED_PARAMS]) {
                [0]
                         .type_desc = &trusted_world_pk,
                         .data = {
                                  .ptr = (void *)trusted_world_pk_buf,
```

(continues on next page)

(continued from previous page)

```
.len = (unsigned int)PK_DER_LEN
                        }
                },
                [1] = \{
                         .type_desc = &non_trusted_world_pk,
                         .data = {
                                 .ptr = (void *)non_trusted_world_pk_buf,
                                 .len = (unsigned int)PK_DER_LEN
                        }
                }
        }
static const auth_img_desc_t soc_fw_key_cert = {
        .img_id = SOC_FW_KEY_CERT_ID,
        .img_type = IMG_CERT,
        .parent = &trusted_key_cert,
        .img_auth_methods = (const auth_method_desc_t[AUTH_METHOD_NUM]) {
                [0] = [0]
                         .type = AUTH_METHOD_SIG,
                         .param.sig = {
                                 .pk = &trusted_world_pk,
                                 .sig = \&sig,
                                 .alg = &sig_alg,
                                 .data = &raw_data
                        }
                },
                [1] = \{
                         .type = AUTH_METHOD_NV_CTR,
                         .param.nv_ctr = {
                                 .cert_nv_ctr = &trusted_nv_ctr,
                                 .plat_nv_ctr = &trusted_nv_ctr
                        }
                }
        },
        .authenticated_data = (const auth_param_desc_t[COT_MAX_VERIFIED_PARAMS]) {
                [0] = {
                         .type_desc = &soc_fw_content_pk,
                         .data = {
                                 .ptr = (void *)content_pk_buf,
                                 .len = (unsigned int)PK_DER_LEN
                        }
                }
        }
static const auth_img_desc_t soc_fw_content_cert = {
        .img_id = SOC_FW_CONTENT_CERT_ID,
        .img_type = IMG_CERT,
        .parent = &soc_fw_key_cert,
        .img_auth_methods = (const auth_method_desc_t[AUTH_METHOD_NUM]) {
                [0]
                         .type = AUTH_METHOD_SIG,
                         .param.sig = {
```

(continues on next page)

(continued from previous page)

```
.pk = &soc_fw_content_pk,
                                 .sig = \&sig,
                                 .alg = &sig_alg,
                                 .data = &raw_data
                         }
                },
                [1] = \{
                         .type = AUTH_METHOD_NV_CTR,
                         .param.nv_ctr = {
                                 .cert_nv_ctr = &trusted_nv_ctr,
                                 .plat_nv_ctr = &trusted_nv_ctr
                         }
                }
        },
        .authenticated_data = (const auth_param_desc_t[COT_MAX_VERIFIED_PARAMS]) {
                [0] = \{
                         .type_desc = &soc_fw_hash,
                         .data = {
                                 .ptr = (void *)soc_fw_hash_buf,
                                 .len = (unsigned int)HASH_DER_LEN
                         }
                },
                [1] = \{
                         .type_desc = &soc_fw_config_hash,
                         .data = {
                                 .ptr = (void *)soc_fw_config_hash_buf,
                                 .len = (unsigned int)HASH_DER_LEN
                         }
                }
        }
};
static const auth_img_desc_t bl31_image = {
        .img_id = BL31_IMAGE_ID,
        .img_type = IMG_RAW,
        .parent = &soc_fw_content_cert,
        .img_auth_methods = (const auth_method_desc_t[AUTH_METHOD_NUM]) {
                 [0] = {
                         .type = AUTH_METHOD_HASH,
                         .param.hash = {
                                 .data = &raw_data,
                                 .hash = \&soc_fw_hash
                         }
                }
        }
};
```

The **Trusted Key certificate** is signed with the ROT private key and contains the Trusted World public key and the Non-Trusted World public key as x509v3 extensions. This must be specified in the image descriptor using the img\_auth\_methods and authenticated\_data arrays, respectively.

The Trusted Key certificate is authenticated by checking its digital signature using the ROTPK. Four parameters are required to check a signature: the public key, the algorithm, the signature and the data that has been signed. Therefore, four parameter descriptors must be specified with the authentication method:

- subject\_pk: parameter descriptor of type AUTH\_PARAM\_PUB\_KEY. This type is used to extract a public key from the parent image. If the cookie is an OID, the key is extracted from the corresponding x509v3 extension. If the cookie is NULL, the subject public key is retrieved. In this case, because the parent image is NULL, the public key is obtained from the platform (this key will be the ROTPK).
- sig: parameter descriptor of type AUTH\_PARAM\_SIG. It is used to extract the signature from the certificate.
- sig\_alg: parameter descriptor of type AUTH\_PARAM\_SIG. It is used to extract the signature algorithm from the
  certificate.
- raw\_data: parameter descriptor of type AUTH\_PARAM\_RAW\_DATA. It is used to extract the data to be signed from
  the certificate.

Once the signature has been checked and the certificate authenticated, the Trusted World public key needs to be extracted from the certificate. A new entry is created in the authenticated\_data array for that purpose. In that entry, the corresponding parameter descriptor must be specified along with the buffer address to store the parameter value. In this case, the trusted\_world\_pk descriptor is used to extract the public key from an x509v3 extension with OID TRUSTED\_WORLD\_PK\_OID. The BL31 key certificate will use this descriptor as parameter in the signature authentication method. The key is stored in the trusted\_world\_pk\_buf buffer.

The **BL31 Key certificate** is authenticated by checking its digital signature using the Trusted World public key obtained previously from the Trusted Key certificate. In the image descriptor, we specify a single authentication method by signature whose public key is the trusted\_world\_pk. Once this certificate has been authenticated, we have to extract the BL31 public key, stored in the extension specified by soc\_fw\_content\_pk. This key will be copied to the content\_pk\_buf buffer.

The **BL31 certificate** is authenticated by checking its digital signature using the BL31 public key obtained previously from the BL31 Key certificate. We specify the authentication method using soc\_fw\_content\_pk as public key. After authentication, we need to extract the BL31 hash, stored in the extension specified by soc\_fw\_hash. This hash will be copied to the soc\_fw\_hash\_buf buffer.

The **BL31 image** is authenticated by calculating its hash and matching it with the hash obtained from the BL31 certificate. The image descriptor contains a single authentication method by hash. The parameters to the hash method are the reference hash, soc\_fw\_hash, and the data to be hashed. In this case, it is the whole image, so we specify raw\_data.

### The image parser library

The image parser module relies on libraries to check the image integrity and extract the authentication parameters. The number and type of parser libraries depend on the images used in the CoT. Raw images do not need a library, so only an x509v3 library is required for the TBBR CoT.

Arm platforms will use an x509v3 library based on mbed TLS. This library may be found in drivers/auth/mbedtls/mbedtls\_x509\_parser.c. It exports three functions:

The library is registered in the framework using the macro REGISTER\_IMG\_PARSER\_LIB(). Each time the image parser module needs to access an image of type IMG\_CERT, it will call the corresponding function exported in this file.

The build system must be updated to include the corresponding library and mbed TLS sources. Arm platforms use the arm\_common.mk file to pull the sources.

### The cryptographic library

The cryptographic module relies on a library to perform the required operations, i.e. verify a hash or a digital signature. Arm platforms will use a library based on mbed TLS, which can be found in drivers/auth/mbedtls/mbedtls\_crypto.c. This library is registered in the authentication framework using the macro REGISTER\_CRYPTO\_LIB() and exports four functions:

The mbedTLS library algorithm support is configured by both the TF\_MBEDTLS\_KEY\_ALG and TF\_MBEDTLS\_KEY\_SIZE variables.

- TF\_MBEDTLS\_KEY\_ALG can take in 3 values: *rsa*, *ecdsa* or *rsa*+*ecdsa*. This variable allows the Makefile to include the corresponding sources in the build for the various algorithms. Setting the variable to *rsa*+*ecdsa* enables support for both rsa and ecdsa algorithms in the mbedTLS library.
- TF\_MBEDTLS\_KEY\_SIZE sets the supported RSA key size for TFA. Valid values include 1024, 2048, 3072 and 4096.
- TF\_MBEDTLS\_USE\_AES\_GCM enables the authenticated decryption support based on AES-GCM algorithm. Valid values are 0 and 1.

**Note:** If code size is a concern, the build option MBEDTLS\_SHA256\_SMALLER can be defined in the platform Makefile. It will make mbed TLS use an implementation of SHA-256 with smaller memory footprint ( $\sim$ 1.5 KB less) but slower ( $\sim$ 30%).

Copyright (c) 2017-2020, Arm Limited and Contributors. All rights reserved.

# 5.3 Arm CPU Specific Build Macros

This document describes the various build options present in the CPU specific operations framework to enable errata workarounds and to enable optimizations for a specific CPU on a platform.

# 5.3.1 Security Vulnerability Workarounds

TF-A exports a series of build flags which control which security vulnerability workarounds should be applied at runtime.

- WORKAROUND\_CVE\_2017\_5715: Enables the security workaround for CVE-2017-5715. This flag can be set to 0 by the platform if none of the PEs in the system need the workaround. Setting this flag to 0 provides no performance benefit for non-affected platforms, it just helps to comply with the recommendation in the spec regarding workaround discovery. Defaults to 1.
- WORKAROUND\_CVE\_2018\_3639: Enables the security workaround for CVE-2018-3639. Defaults to 1. The TF-A project recommends to keep the default value of 1 even on platforms that are unaffected by CVE-2018-3639, in order to comply with the recommendation in the spec regarding workaround discovery.
- DYNAMIC\_WORKAROUND\_CVE\_2018\_3639: Enables dynamic mitigation for CVE-2018-3639. This build option should be set to 1 if the target platform contains at least 1 CPU that requires dynamic mitigation. Defaults to 0.

### 5.3.2 CPU Errata Workarounds

TF-A exports a series of build flags which control the errata workarounds that are applied to each CPU by the reset handler. The errata details can be found in the CPU specific errata documents published by Arm:

- Cortex-A53 MPCore Software Developers Errata Notice
- Cortex-A57 MPCore Software Developers Errata Notice
- Cortex-A72 MPCore Software Developers Errata Notice

The errata workarounds are implemented for a particular revision or a set of processor revisions. This is checked by the reset handler at runtime. Each errata workaround is identified by its ID as specified in the processor's errata notice document. The format of the define used to enable/disable the errata workaround is ERRATA\_<Processor name>\_<ID>, where the Processor name is for example A57 for the Cortex\_A57 CPU.

Refer to CPU errata status reporting for information on how to write errata workaround functions.

All workarounds are disabled by default. The platform is responsible for enabling these workarounds according to its requirement by defining the errata workaround build flags in the platform specific makefile. In case these workarounds are enabled for the wrong CPU revision then the errata workaround is not applied. In the DEBUG build, this is indicated by printing a warning to the crash console.

In the current implementation, a platform which has more than 1 variant with different revisions of a processor has no runtime mechanism available for it to specify which errata workarounds should be enabled or not.

The value of the build flags is 0 by default, that is, disabled. A value of 1 will enable it.

For Cortex-A9, the following errata build flags are defined:

• ERRATA\_A9\_794073: This applies errata 794073 workaround to Cortex-A9 CPU. This needs to be enabled for all revisions of the CPU.

For Cortex-A15, the following errata build flags are defined:

- ERRATA\_A15\_816470: This applies errata 816470 workaround to Cortex-A15 CPU. This needs to be enabled only for revision >= r3p0 of the CPU.
- ERRATA\_A15\_827671: This applies errata 827671 workaround to Cortex-A15 CPU. This needs to be enabled only for revision >= r3p0 of the CPU.

For Cortex-A17, the following errata build flags are defined:

• ERRATA\_A17\_852421: This applies errata 852421 workaround to Cortex-A17 CPU. This needs to be enabled only for revision <= r1p2 of the CPU.

• ERRATA\_A17\_852423: This applies errata 852423 workaround to Cortex-A17 CPU. This needs to be enabled only for revision <= r1p2 of the CPU.

For Cortex-A35, the following errata build flags are defined:

• ERRATA\_A35\_855472: This applies errata 855472 workaround to Cortex-A35 CPUs. This needs to be enabled only for revision r0p0 of Cortex-A35.

For Cortex-A53, the following errata build flags are defined:

- ERRATA\_A53\_819472: This applies errata 819472 workaround to all CPUs. This needs to be enabled only for revision <= r0p1 of Cortex-A53.
- ERRATA\_A53\_824069: This applies errata 824069 workaround to all CPUs. This needs to be enabled only for revision <= r0p2 of Cortex-A53.
- ERRATA\_A53\_826319: This applies errata 826319 workaround to Cortex-A53 CPU. This needs to be enabled only for revision <= r0p2 of the CPU.
- ERRATA\_A53\_827319: This applies errata 827319 workaround to all CPUs. This needs to be enabled only for revision <= r0p2 of Cortex-A53.
- ERRATA\_A53\_835769: This applies erratum 835769 workaround at compile and link time to Cortex-A53 CPU. This needs to be enabled for some variants of revision <= r0p4. This workaround can lead the linker to create \*.stub sections.
- ERRATA\_A53\_836870: This applies errata 836870 workaround to Cortex-A53 CPU. This needs to be enabled only for revision <= r0p3 of the CPU. From r0p4 and onwards, this errata is enabled by default in hardware.
- ERRATA\_A53\_843419: This applies erratum 843419 workaround at link time to Cortex-A53 CPU. This needs to be enabled for some variants of revision <= r0p4. This workaround can lead the linker to emit \*.stub sections which are 4kB aligned.
- ERRATA\_A53\_855873: This applies errata 855873 workaround to Cortex-A53 CPUs. Though the erratum is present in every revision of the CPU, this workaround is only applied to CPUs from r0p3 onwards, which feature a chicken bit in CPUACTLR\_EL1 to enable a hardware workaround. Earlier revisions of the CPU have other errata which require the same workaround in software, so they should be covered anyway.
- ERRATA\_A53\_1530924: This applies errata 1530924 workaround to all revisions of Cortex-A53 CPU.

For Cortex-A55, the following errata build flags are defined:

- ERRATA\_A55\_768277: This applies errata 768277 workaround to Cortex-A55 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A55\_778703: This applies errata 778703 workaround to Cortex-A55 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A55\_798797: This applies errata 798797 workaround to Cortex-A55 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A55\_846532: This applies errata 846532 workaround to Cortex-A55 CPU. This needs to be enabled only for revision <= r0p1 of the CPU.
- ERRATA\_A55\_903758: This applies errata 903758 workaround to Cortex-A55 CPU. This needs to be enabled only for revision <= r0p1 of the CPU.
- ERRATA\_A55\_1221012: This applies errata 1221012 workaround to Cortex-A55 CPU. This needs to be enabled only for revision <= r1p0 of the CPU.
- ERRATA\_A55\_1530923: This applies errata 1530923 workaround to all revisions of Cortex-A55 CPU.

For Cortex-A57, the following errata build flags are defined:

- ERRATA\_A57\_806969: This applies errata 806969 workaround to Cortex-A57 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A57\_813419: This applies errata 813419 workaround to Cortex-A57 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A57\_813420: This applies errata 813420 workaround to Cortex-A57 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A57\_814670: This applies errata 814670 workaround to Cortex-A57 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A57\_817169: This applies errata 817169 workaround to Cortex-A57 CPU. This needs to be enabled only for revision <= r0p1 of the CPU.
- ERRATA\_A57\_826974: This applies errata 826974 workaround to Cortex-A57 CPU. This needs to be enabled only for revision <= r1p1 of the CPU.
- ERRATA\_A57\_826977: This applies errata 826977 workaround to Cortex-A57 CPU. This needs to be enabled only for revision <= r1p1 of the CPU.
- ERRATA\_A57\_828024: This applies errata 828024 workaround to Cortex-A57 CPU. This needs to be enabled only for revision <= r1p1 of the CPU.
- ERRATA\_A57\_829520: This applies errata 829520 workaround to Cortex-A57 CPU. This needs to be enabled only for revision <= r1p2 of the CPU.
- ERRATA\_A57\_833471: This applies errata 833471 workaround to Cortex-A57 CPU. This needs to be enabled only for revision <= r1p2 of the CPU.
- ERRATA\_A57\_859972: This applies errata 859972 workaround to Cortex-A57 CPU. This needs to be enabled only for revision <= r1p3 of the CPU.
- ERRATA\_A57\_1319537: This applies errata 1319537 workaround to all revisions of Cortex-A57 CPU.

For Cortex-A72, the following errata build flags are defined:

- ERRATA\_A72\_859971: This applies errata 859971 workaround to Cortex-A72 CPU. This needs to be enabled only for revision <= r0p3 of the CPU.
- ERRATA\_A72\_1319367: This applies errata 1319367 workaround to all revisions of Cortex-A72 CPU.

For Cortex-A73, the following errata build flags are defined:

- ERRATA\_A73\_852427: This applies errata 852427 workaround to Cortex-A73 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A73\_855423: This applies errata 855423 workaround to Cortex-A73 CPU. This needs to be enabled only for revision <= r0p1 of the CPU.

For Cortex-A75, the following errata build flags are defined:

- ERRATA\_A75\_764081: This applies errata 764081 workaround to Cortex-A75 CPU. This needs to be enabled only for revision r0p0 of the CPU.
- ERRATA\_A75\_790748: This applies errata 790748 workaround to Cortex-A75 CPU. This needs to be enabled only for revision r0p0 of the CPU.

For Cortex-A76, the following errata build flags are defined:

- ERRATA\_A76\_1073348: This applies errata 1073348 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r1p0 of the CPU.
- ERRATA\_A76\_1130799: This applies errata 1130799 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r2p0 of the CPU.

- ERRATA\_A76\_1220197: This applies errata 1220197 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r2p0 of the CPU.
- ERRATA\_A76\_1257314: This applies errata 1257314 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_A76\_1262606: This applies errata 1262606 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_A76\_1262888: This applies errata 1262888 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_A76\_1275112: This applies errata 1275112 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_A76\_1791580: This applies errata 1791580 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r4p0 of the CPU.
- ERRATA\_A76\_1165522: This applies errata 1165522 workaround to all revisions of Cortex-A76 CPU. This errata is fixed in r3p0 but due to limitation of errata framework this errata is applied to all revisions of Cortex-A76 CPU.
- ERRATA\_A76\_1868343: This applies errata 1868343 workaround to Cortex-A76 CPU. This needs to be enabled only for revision <= r4p0 of the CPU.
- ERRATA\_A76\_1946160: This applies errata 1946160 workaround to Cortex-A76 CPU. This needs to be enabled only for revisions r3p0 r4p1 of the CPU.

For Cortex-A77, the following errata build flags are defined:

- ERRATA\_A77\_1508412: This applies errata 1508412 workaround to Cortex-A77 CPU. This needs to be enabled only for revision <= r1p0 of the CPU.
- ERRATA\_A77\_1925769: This applies errata 1925769 workaround to Cortex-A77 CPU. This needs to be enabled only for revision <= r1p1 of the CPU.
- ERRATA\_A77\_1946167: This applies errata 1946167 workaround to Cortex-A77 CPU. This needs to be enabled only for revision <= r1p1 of the CPU.
- ERRATA\_A77\_1791578: This applies errata 1791578 workaround to Cortex-A77 CPU. This needs to be enabled for r0p0, r1p0, and r1p1, it is still open.

For Cortex-A78, the following errata build flags are defined:

- ERRATA\_A78\_1688305: This applies errata 1688305 workaround to Cortex-A78 CPU. This needs to be enabled only for revision r0p0 r1p0 of the CPU.
- ERRATA\_A78\_1941498: This applies errata 1941498 workaround to Cortex-A78 CPU. This needs to be enabled for revisions r0p0, r1p0, and r1p1 of the CPU.
- ERRATA\_A78\_1951500: This applies errata 1951500 workaround to Cortex-A78 CPU. This needs to be enabled for revisions r1p0 and r1p1, r0p0 has the same issue but there is no workaround for that revision.
- ERRATA\_A78\_1821534: This applies errata 1821534 workaround to Cortex-A78 CPU. This needs to be enabled for revisions r0p0 and r1p0.
- ERRATA\_A78\_1952683: This applies errata 1952683 workaround to Cortex-A78 CPU. This needs to be enabled for revision r0p0, it is fixed in r1p0.

For Cortex-A78 AE, the following errata build flags are defined:

- **ERRATA\_A78\_AE\_1941500** [This applies errata 1941500 workaround to Cortex-A78] AE CPU. This needs to be enabled for revisions r0p0 and r0p1. This erratum is still open.
- ERRATA\_A78\_AE\_1951502: This applies errata 1951502 workaround to Cortex-A78 AE CPU. This needs to be enabled for revisions r0p0 and r0p1. This erratum is still open.

For Neoverse N1, the following errata build flags are defined:

- ERRATA\_N1\_1073348: This applies errata 1073348 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision r0p0 and r1p0 of the CPU.
- ERRATA\_N1\_1130799: This applies errata 1130799 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r2p0 of the CPU.
- ERRATA\_N1\_1165347: This applies errata 1165347 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r2p0 of the CPU.
- ERRATA\_N1\_1207823: This applies errata 1207823 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r2p0 of the CPU.
- ERRATA\_N1\_1220197: This applies errata 1220197 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r2p0 of the CPU.
- ERRATA\_N1\_1257314: This applies errata 1257314 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_N1\_1262606: This applies errata 1262606 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_N1\_1262888: This applies errata 1262888 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_N1\_1275112: This applies errata 1275112 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_N1\_1315703: This applies errata 1315703 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r3p0 of the CPU.
- ERRATA\_N1\_1542419: This applies errata 1542419 workaround to Neoverse-N1 CPU. This needs to be enabled only for revisions r3p0 r4p0 of the CPU.
- ERRATA\_N1\_1868343: This applies errata 1868343 workaround to Neoverse-N1 CPU. This needs to be enabled only for revision <= r4p0 of the CPU.
- ERRATA\_N1\_1946160: This applies errata 1946160 workaround to Neoverse-N1 CPU. This needs to be enabled for revisions r3p0, r3p1, r4p0, and r4p1, for revisions r0p0, r1p0, and r2p0 there is no workaround.

For Neoverse N2, the following errata build flags are defined:

• ERRATA\_N2\_2002655: This applies errata 2002655 workaround to Neoverse-N2 CPU. This needs to be enabled for revision r0p0 of the CPU, it is still open.

For Neoverse V1, the following errata build flags are defined:

- ERRATA\_V1\_1774420: This applies errata 1774420 workaround to Neoverse-V1 CPU. This needs to be enabled only for revisions r0p0 and r1p0, it is fixed in r1p1.
- ERRATA\_V1\_1791573: This applies errata 1791573 workaround to Neoverse-V1 CPU. This needs to be enabled only for revisions r0p0 and r1p0, it is fixed in r1p1.
- ERRATA\_V1\_1852267: This applies errata 1852267 workaround to Neoverse-V1 CPU. This needs to be enabled only for revisions r0p0 and r1p0, it is fixed in r1p1.
- ERRATA\_V1\_1925756: This applies errata 1925756 workaround to Neoverse-V1 CPU. This needs to be enabled for r0p0, r1p0, and r1p1, it is still open.
- ERRATA\_V1\_1940577: This applies errata 1940577 workaround to Neoverse-V1 CPU. This needs to be enabled only for revision r1p0 and r1p1 of the CPU.

- ERRATA\_V1\_1966096: This applies errata 1966096 workaround to Neoverse-V1 CPU. This needs to be enabled for revisions r1p0 and r1p1 of the CPU, the issue is present in r0p0 as well but there is no workaround for that revision. It is still open.
- ERRATA\_V1\_2139242: This applies errata 2139242 workaround to Neoverse-V1 CPU. This needs to be enabled for revisions r0p0, r1p0, and r1p1 of the CPU. It is still open.

For Cortex-A710, the following errata build flags are defined:

- ERRATA\_A710\_1987031: This applies errata 1987031 workaround to Cortex-A710 CPU. This needs to be enabled only for revisions r0p0, r1p0 and r2p0 of the CPU. It is still open.
- ERRATA\_A710\_2081180: This applies errata 2081180 workaround to Cortex-A710 CPU. This needs to be enabled only for revisions r0p0, r1p0 and r2p0 of the CPU. It is still open.
- ERRATA\_A710\_2055002: This applies errata 2055002 workaround to Cortex-A710 CPU. This needs to be enabled for revisions r1p0, r2p0 of the CPU and is still open.
- ERRATA\_A710\_2017096: This applies errata 2017096 workaround to Cortex-A710 CPU. This needs to be enabled for revisions r0p0, r1p0 and r2p0 of the CPU and is still open.

For Neoverse N2, the following errata build flags are defined:

- ERRATA\_N2\_2067956: This applies errata 2067956 workaround to Neoverse-N2 CPU. This needs to be enabled for revision r0p0 of the CPU and is still open.
- ERRATA\_N2\_2025414: This applies errata 2025414 workaround to Neoverse-N2 CPU. This needs to be enabled for revision r0p0 of the CPU and is still open.
- ERRATA\_N2\_2189731: This applies errata 2189731 workaround to Neoverse-N2 CPU. This needs to be enabled for revision r0p0 of the CPU and is still open.
- ERRATA\_N2\_2138956: This applies errata 2138956 workaround to Neoverse-N2 CPU. This needs to be enabled for revision r0p0 of the CPU and is still open.

#### 5.3.3 DSU Errata Workarounds

Similar to CPU errata, TF-A also implements workarounds for DSU (DynamIQ Shared Unit) errata. The DSU errata details can be found in the respective Arm documentation:

• Arm DSU Software Developers Errata Notice.

Each erratum is identified by an ID, as defined in the DSU errata notice document. Thus, the build flags which enable/disable the errata workarounds have the format ERRATA\_DSU\_<ID>. The implementation and application logic of DSU errata workarounds are similar to *CPU errata workarounds*.

For DSU errata, the following build flags are defined:

- ERRATA\_DSU\_798953: This applies errata 798953 workaround for the affected DSU configurations. This errata applies only for those DSUs that revision is r0p0 (on r0p1 it is fixed). However, please note that this workaround results in increased DSU power consumption on idle.
- ERRATA\_DSU\_936184: This applies errata 936184 workaround for the affected DSU configurations. This errata applies only for those DSUs that contain the ACP interface **and** the DSU revision is older than r2p0 (on r2p0 it is fixed). However, please note that this workaround results in increased DSU power consumption on idle.

# 5.3.4 CPU Specific optimizations

This section describes some of the optimizations allowed by the CPU micro architecture that can be enabled by the platform as desired.

- SKIP\_A57\_L1\_FLUSH\_PWR\_DWN: This flag enables an optimization in the Cortex-A57 cluster power down sequence by not flushing the Level 1 data cache. The L1 data cache and the L2 unified cache are inclusive. A flush of the L2 by set/way flushes any dirty lines from the L1 as well. This is a known safe deviation from the Cortex-A57 TRM defined power down sequence. Each Cortex-A57 based platform must make its own decision on whether to use the optimization.
- A53\_DISABLE\_NON\_TEMPORAL\_HINT: This flag disables the cache non-temporal hint. The LDNP/STNP instructions as implemented on Cortex-A53 do not behave in a way most programmers expect, and will most probably result in a significant speed degradation to any code that employs them. The Armv8-A architecture (see Arm DDI 0487A.h, section D3.4.3) allows cores to ignore the non-temporal hint and treat LDNP/STNP as LDP/STP instead. Enabling this flag enforces this behaviour. This needs to be enabled only for revisions <= r0p3 of the CPU and is enabled by default.
- A57\_DISABLE\_NON\_TEMPORAL\_HINT: This flag has the same behaviour as A53\_DISABLE\_NON\_TEMPORAL\_HINT but for Cortex-A57. This needs to be enabled only for revisions <= r1p2 of the CPU and is enabled by default, as recommended in section "4.7 Non-Temporal Loads/Stores" of the Cortex-A57 Software Optimization Guide.
- "A57\_ENABLE\_NON\_CACHEABLE\_LOAD\_FWD": This flag enables non-cacheable streaming
   hancement feature for Cortex-A57 CPUs. Platforms can set this bit only if their memory system meets
   the requirement that cache line fill requests from the Cortex-A57 processor are atomic. Each Cortex-A57
   based platform must make its own decision on whether to use the optimization. This flag is disabled by
   default.
- NEOVERSE\_Nx\_EXTERNAL\_LLC: This flag indicates that an external last level cache(LLC) is present in the system, and that the DataSource field on the master CHI interface indicates when data is returned from the LLC. This is used to control how the LL\_CACHE\* PMU events count. Default value is 0 (Disabled).

Copyright (c) 2014-2021, Arm Limited and Contributors. All rights reserved.

# 5.4 Firmware Design

Trusted Firmware-A (TF-A) implements a subset of the Trusted Board Boot Requirements (TBBR) Platform Design Document (PDD) for Arm reference platforms.

The TBB sequence starts when the platform is powered on and runs up to the stage where it hands-off control to firmware running in the normal world in DRAM. This is the cold boot path.

TF-A also implements the Power State Coordination Interface PDD as a runtime service. PSCI is the interface from normal world software to firmware implementing power management use-cases (for example, secondary CPU boot, hotplug and idle). Normal world software can access TF-A runtime services via the Arm SMC (Secure Monitor Call) instruction. The SMC instruction must be used as mandated by the SMC Calling Convention (SMCCC).

TF-A implements a framework for configuring and managing interrupts generated in either security state. The details of the interrupt management framework and its design can be found in *Interrupt Management Framework*.

TF-A also implements a library for setting up and managing the translation tables. The details of this library can be found in *Translation (XLAT) Tables Library*.

TF-A can be built to support either AArch64 or AArch32 execution state.

### 5.4.1 Cold boot

The cold boot path starts when the platform is physically turned on. If COLD\_BOOT\_SINGLE\_CPU=0, one of the CPUs released from reset is chosen as the primary CPU, and the remaining CPUs are considered secondary CPUs. The primary CPU is chosen through platform-specific means. The cold boot path is mainly executed by the primary CPU, other than essential CPU initialization executed by all CPUs. The secondary CPUs are kept in a safe platform-specific state until the primary CPU has performed enough initialization to boot them.

Refer to the CPU Reset for more information on the effect of the COLD\_BOOT\_SINGLE\_CPU platform build option.

The cold boot path in this implementation of TF-A depends on the execution state. For AArch64, it is divided into five steps (in order of execution):

- Boot Loader stage 1 (BL1) AP Trusted ROM
- Boot Loader stage 2 (BL2) Trusted Boot Firmware
- Boot Loader stage 3-1 (BL31) EL3 Runtime Software
- Boot Loader stage 3-2 (BL32) Secure-EL1 Payload (optional)
- Boot Loader stage 3-3 (BL33) Non-trusted Firmware

For AArch32, it is divided into four steps (in order of execution):

- Boot Loader stage 1 (BL1) AP Trusted ROM
- Boot Loader stage 2 (BL2) Trusted Boot Firmware
- Boot Loader stage 3-2 (BL32) EL3 Runtime Software
- Boot Loader stage 3-3 (BL33) Non-trusted Firmware

Arm development platforms (Fixed Virtual Platforms (FVPs) and Juno) implement a combination of the following types of memory regions. Each bootloader stage uses one or more of these memory regions.

- Regions accessible from both non-secure and secure states. For example, non-trusted SRAM, ROM and DRAM.
- Regions accessible from only the secure state. For example, trusted SRAM and ROM. The FVPs also implement
  the trusted DRAM which is statically configured. Additionally, the Base FVPs and Juno development platform
  configure the TrustZone Controller (TZC) to create a region in the DRAM which is accessible only from the
  secure state.

The sections below provide the following details:

- · dynamic configuration of Boot Loader stages
- initialization and execution of the first three stages during cold boot
- specification of the EL3 Runtime Software (BL31 for AArch64 and BL32 for AArch32) entrypoint requirements for use by alternative Trusted Boot Firmware in place of the provided BL1 and BL2

# **Dynamic Configuration during cold boot**

Each of the Boot Loader stages may be dynamically configured if required by the platform. The Boot Loader stage may optionally specify a firmware configuration file and/or hardware configuration file as listed below:

- FW\_CONFIG The firmware configuration file. Holds properties shared across all BLx images. An example is the "dtb-registry" node, which contains the information about the other device tree configurations (load-address, size, image\_id).
- HW\_CONFIG The hardware configuration file. Can be shared by all Boot Loader stages and also by the Normal World Rich OS.

- TB\_FW\_CONFIG Trusted Boot Firmware configuration file. Shared between BL1 and BL2.
- SOC\_FW\_CONFIG SoC Firmware configuration file. Used by BL31.
- TOS\_FW\_CONFIG Trusted OS Firmware configuration file. Used by Trusted OS (BL32).
- NT\_FW\_CONFIG Non Trusted Firmware configuration file. Used by Non-trusted firmware (BL33).

The Arm development platforms use the Flattened Device Tree format for the dynamic configuration files.

Each Boot Loader stage can pass up to 4 arguments via registers to the next stage. BL2 passes the list of the next images to execute to the *EL3 Runtime Software* (BL31 for AArch64 and BL32 for AArch32) via *arg0*. All the other arguments are platform defined. The Arm development platforms use the following convention:

- BL1 passes the address of a meminfo\_t structure to BL2 via arg1. This structure contains the memory layout available to BL2.
- When dynamic configuration files are present, the firmware configuration for the next Boot Loader stage is
  populated in the first available argument and the generic hardware configuration is passed the next available
  argument. For example,
  - FW CONFIG is loaded by BL1, then its address is passed in arg0 to BL2.
  - TB\_FW\_CONFIG address is retrieved by BL2 from FW\_CONFIG device tree.
  - If HW\_CONFIG is loaded by BL1, then its address is passed in arg2 to BL2. Note, arg1 is already used for meminfo\_t.
  - If SOC\_FW\_CONFIG is loaded by BL2, then its address is passed in arg1 to BL31. Note, arg0 is used to pass the list of executable images.
  - Similarly, if HW\_CONFIG is loaded by BL1 or BL2, then its address is passed in arg2 to BL31.
  - For other BL3x images, if the firmware configuration file is loaded by BL2, then its address is passed in arg0 and if HW\_CONFIG is loaded then its address is passed in arg1.

### BL<sub>1</sub>

This stage begins execution from the platform's reset vector at EL3. The reset address is platform dependent but it is usually located in a Trusted ROM area. The BL1 data section is copied to trusted SRAM at runtime.

On the Arm development platforms, BL1 code starts execution from the reset vector defined by the constant BL1\_RO\_BASE. The BL1 data section is copied to the top of trusted SRAM as defined by the constant BL1\_RW\_BASE.

The functionality implemented by this stage is as follows.

### **Determination of boot path**

Whenever a CPU is released from reset, BL1 needs to distinguish between a warm boot and a cold boot. This is done using platform-specific mechanisms (see the plat\_get\_my\_entrypoint() function in the *Porting Guide*). In the case of a warm boot, a CPU is expected to continue execution from a separate entrypoint. In the case of a cold boot, the secondary CPUs are placed in a safe platform-specific state (see the plat\_secondary\_cold\_boot\_setup() function in the *Porting Guide*) while the primary CPU executes the remaining cold boot path as described in the following sections.

This step only applies when PROGRAMMABLE\_RESET\_ADDRESS=0. Refer to the *CPU Reset* for more information on the effect of the PROGRAMMABLE\_RESET\_ADDRESS platform build option.

### **Architectural initialization**

BL1 performs minimal architectural initialization as follows.

· Exception vectors

BL1 sets up simple exception vectors for both synchronous and asynchronous exceptions. The default behavior upon receiving an exception is to populate a status code in the general purpose register X0/R0 and call the plat\_report\_exception() function (see the *Porting Guide*). The status code is one of:

For AArch64:

```
0x0 : Synchronous exception from Current EL with SP_EL0
0x1 : IRQ exception from Current EL with SP_EL0
0x2 : FIQ exception from Current EL with SP_EL0
0x3 : System Error exception from Current EL with SP_ELO
0x4 : Synchronous exception from Current EL with SP_ELx
0x5 : IRQ exception from Current EL with SP_ELx
0x6 : FIQ exception from Current EL with SP_ELx
0x7 : System Error exception from Current EL with SP_ELx
0x8 : Synchronous exception from Lower EL using aarch64
0x9 : IRQ exception from Lower EL using aarch64
0xa : FIQ exception from Lower EL using aarch64
0xb : System Error exception from Lower EL using aarch64
0xc : Synchronous exception from Lower EL using aarch32
0xd : IRQ exception from Lower EL using aarch32
Oxe: FIQ exception from Lower EL using aarch32
0xf : System Error exception from Lower EL using aarch32
```

#### For AArch32:

```
0x10 : User mode
0x11 : FIQ mode
0x12 : IRQ mode
0x13 : SVC mode
0x16 : Monitor mode
0x17 : Abort mode
0x1a : Hypervisor mode
0x1b : Undefined mode
0x1f : System mode
```

The plat\_report\_exception() implementation on the Arm FVP port programs the Versatile Express System LED register in the following format to indicate the occurrence of an unexpected exception:

```
SYS_LED[0] - Security state (Secure=0/Non-Secure=1)
SYS_LED[2:1] - Exception Level (EL3=0x3, EL2=0x2, EL1=0x1, EL0=0x0)
For AArch32 it is always 0x0
SYS_LED[7:3] - Exception Class (Sync/Async & origin). This is the value of the status code
```

A write to the LED register reflects in the System LEDs (S6LED0..7) in the CLCD window of the FVP.

BL1 does not expect to receive any exceptions other than the SMC exception. For the latter, BL1 installs a simple stub. The stub expects to receive a limited set of SMC types (determined by their function IDs in the general purpose register X0/R0):

- BL1\_SMC\_RUN\_IMAGE: This SMC is raised by BL2 to make BL1 pass control to EL3 Runtime Software.

- All SMCs listed in section "BL1 SMC Interface" in the *Firmware Update (FWU)* Design Guide are supported for AArch64 only. These SMCs are currently not supported when BL1 is built for AArch32.

Any other SMC leads to an assertion failure.

#### • CPU initialization

BL1 calls the reset\_handler() function which in turn calls the CPU specific reset handler function (see the section: "CPU specific operations framework").

- Control register setup (for AArch64)
  - SCTLR\_EL3. Instruction cache is enabled by setting the SCTLR\_EL3. I bit. Alignment and stack alignment checking is enabled by setting the SCTLR\_EL3. A and SCTLR\_EL3. SA bits. Exception endianness is set to little-endian by clearing the SCTLR\_EL3. EE bit.
  - SCR\_EL3. The register width of the next lower exception level is set to AArch64 by setting the SCR.RW bit.
     The SCR.EA bit is set to trap both External Aborts and SError Interrupts in EL3. The SCR.SIF bit is also set to disable instruction fetches from Non-secure memory when in secure state.
  - CPTR\_EL3. Accesses to the CPACR\_EL1 register from EL1 or EL2, or the CPTR\_EL2 register from EL2 are configured to not trap to EL3 by clearing the CPTR\_EL3.TCPAC bit. Access to the trace functionality is configured not to trap to EL3 by clearing the CPTR\_EL3.TTA bit. Instructions that access the registers associated with Floating Point and Advanced SIMD execution are configured to not trap to EL3 by clearing the CPTR\_EL3.TFP bit.
  - DAIF. The SError interrupt is enabled by clearing the SError interrupt mask bit.
  - MDCR\_EL3. The trap controls, MDCR\_EL3.TDOSA, MDCR\_EL3.TDA and MDCR\_EL3.TPM, are set so that accesses to the registers they control do not trap to EL3. AArch64 Secure self-hosted debug is disabled by setting the MDCR\_EL3.SDD bit. Also MDCR\_EL3.SPD32 is set to disable AArch32 Secure self-hosted privileged debug from S-EL1.
- Control register setup (for AArch32)
  - SCTLR. Instruction cache is enabled by setting the SCTLR. I bit. Alignment checking is enabled by setting the SCTLR.A bit. Exception endianness is set to little-endian by clearing the SCTLR.EE bit.
  - SCR. The SCR. SIF bit is set to disable instruction fetches from Non-secure memory when in secure state.
  - CPACR. Allow execution of Advanced SIMD instructions at PL0 and PL1, by clearing the CPACR. ASEDIS
    bit. Access to the trace functionality is configured not to trap to undefined mode by clearing the CPACR.
    TRCDIS bit.
  - NSACR. Enable non-secure access to Advanced SIMD functionality and system register access to implemented trace registers.
  - FPEXC. Enable access to the Advanced SIMD and floating-point functionality from all Exception levels.
  - CPSR.A. The Asynchronous data abort interrupt is enabled by clearing the Asynchronous data abort interrupt mask bit.
  - SDCR. The SDCR. SPD field is set to disable AArch32 Secure self-hosted privileged debug.

#### **Platform initialization**

On Arm platforms, BL1 performs the following platform initializations:

- Enable the Trusted Watchdog.
- Initialize the console.
- Configure the Interconnect to enable hardware coherency.
- Enable the MMU and map the memory it needs to access.
- Configure any required platform storage to load the next bootloader image (BL2).
- If the BL1 dynamic configuration file, TB\_FW\_CONFIG, is available, then load it to the platform defined address and make it available to BL2 via arg0.
- Configure the system timer and program the *CNTFRQ\_EL0* for use by NS-BL1U and NS-BL2U firmware update images.

### Firmware Update detection and execution

After performing platform setup, BL1 common code calls bl1\_plat\_get\_next\_image\_id() to determine if Firmware Update (FWU) is required or to proceed with the normal boot process. If the platform code returns BL2\_IMAGE\_ID then the normal boot sequence is executed as described in the next section, else BL1 assumes that Firmware Update (FWU) is required and execution passes to the first image in the Firmware Update (FWU) process. In either case, BL1 retrieves a descriptor of the next image by calling bl1\_plat\_get\_image\_desc(). The image descriptor contains an entry\_point\_info\_t structure, which BL1 uses to initialize the execution state of the next image.

#### **BL2** image load and execution

In the normal boot flow, BL1 execution continues as follows:

1. BL1 prints the following string from the primary CPU to indicate successful execution of the BL1 stage:

```
"Booting Trusted Firmware"
```

2. BL1 loads a BL2 raw binary image from platform storage, at a platform-specific base address. Prior to the load, BL1 invokes bl1\_plat\_handle\_pre\_image\_load() which allows the platform to update or use the image information. If the BL2 image file is not present or if there is not enough free trusted SRAM the following error message is printed:

```
"Failed to load BL2 firmware."
```

- 3. BL1 invokes bl1\_plat\_handle\_post\_image\_load() which again is intended for platforms to take further action after image load. This function must populate the necessary arguments for BL2, which may also include the memory layout. Further description of the memory layout can be found later in this document.
- 4. BL1 passes control to the BL2 image at Secure EL1 (for AArch64) or at Secure SVC mode (for AArch32), starting from its load address.

#### BL<sub>2</sub>

BL1 loads and passes control to BL2 at Secure-EL1 (for AArch64) or at Secure SVC mode (for AArch32) . BL2 is linked against and loaded at a platform-specific base address (more information can be found later in this document). The functionality implemented by BL2 is as follows.

#### **Architectural initialization**

For AArch64, BL2 performs the minimal architectural initialization required for subsequent stages of TF-A and normal world software. EL1 and EL0 are given access to Floating Point and Advanced SIMD registers by setting the CPACR. FPEN bits.

For AArch32, the minimal architectural initialization required for subsequent stages of TF-A and normal world software is taken care of in BL1 as both BL1 and BL2 execute at PL1.

#### Platform initialization

On Arm platforms, BL2 performs the following platform initializations:

- Initialize the console.
- Configure any required platform storage to allow loading further bootloader images.
- Enable the MMU and map the memory it needs to access.
- Perform platform security setup to allow access to controlled components.
- Reserve some memory for passing information to the next bootloader image EL3 Runtime Software and populate
  it.
- Define the extents of memory available for loading each subsequent bootloader image.
- If BL1 has passed TB\_FW\_CONFIG dynamic configuration file in arg0, then parse it.

### Image loading in BL2

BL2 generic code loads the images based on the list of loadable images provided by the platform. BL2 passes the list of executable images provided by the platform to the next handover BL image.

The list of loadable images provided by the platform may also contain dynamic configuration files. The files are loaded and can be parsed as needed in the bl2\_plat\_handle\_post\_image\_load() function. These configuration files can be passed to next Boot Loader stages as arguments by updating the corresponding entrypoint information in this function.

# SCP\_BL2 (System Control Processor Firmware) image load

Some systems have a separate System Control Processor (SCP) for power, clock, reset and system control. BL2 loads the optional SCP\_BL2 image from platform storage into a platform-specific region of secure memory. The subsequent handling of SCP\_BL2 is platform specific. For example, on the Juno Arm development platform port the image is transferred into SCP's internal memory using the Boot Over MHU (BOM) protocol after being loaded in the trusted SRAM memory. The SCP executes SCP\_BL2 and signals to the Application Processor (AP) for BL2 execution to continue.

### **EL3 Runtime Software image load**

BL2 loads the EL3 Runtime Software image from platform storage into a platform- specific address in trusted SRAM. If there is not enough memory to load the image or image is missing it leads to an assertion failure.

### AArch64 BL32 (Secure-EL1 Payload) image load

BL2 loads the optional BL32 image from platform storage into a platform- specific region of secure memory. The image executes in the secure world. BL2 relies on BL31 to pass control to the BL32 image, if present. Hence, BL2 populates a platform-specific area of memory with the entrypoint/load-address of the BL32 image. The value of the Saved Processor Status Register (SPSR) for entry into BL32 is not determined by BL2, it is initialized by the Secure-EL1 Payload Dispatcher (see later) within BL31, which is responsible for managing interaction with BL32. This information is passed to BL31.

### BL33 (Non-trusted Firmware) image load

BL2 loads the BL33 image (e.g. UEFI or other test or boot software) from platform storage into non-secure memory as defined by the platform.

BL2 relies on EL3 Runtime Software to pass control to BL33 once secure state initialization is complete. Hence, BL2 populates a platform-specific area of memory with the entrypoint and Saved Program Status Register (SPSR) of the normal world software image. The entrypoint is the load address of the BL33 image. The SPSR is determined as specified in Section 5.13 of the Power State Coordination Interface PDD. This information is passed to the EL3 Runtime Software.

### AArch64 BL31 (EL3 Runtime Software) execution

BL2 execution continues as follows:

- 1. BL2 passes control back to BL1 by raising an SMC, providing BL1 with the BL31 entrypoint. The exception is handled by the SMC exception handler installed by BL1.
- 2. BL1 turns off the MMU and flushes the caches. It clears the SCTLR\_EL3.M/I/C bits, flushes the data cache to the point of coherency and invalidates the TLBs.
- 3. BL1 passes control to BL31 at the specified entrypoint at EL3.

### Running BL2 at EL3 execution level

Some platforms have a non-TF-A Boot ROM that expects the next boot stage to execute at EL3. On these platforms, TF-A BL1 is a waste of memory as its only purpose is to ensure TF-A BL2 is entered at S-EL1. To avoid this waste, a special mode enables BL2 to execute at EL3, which allows a non-TF-A Boot ROM to load and jump directly to BL2. This mode is selected when the build flag BL2\_AT\_EL3 is enabled. The main differences in this mode are:

- 1. BL2 includes the reset code and the mailbox mechanism to differentiate cold boot and warm boot. It runs at EL3 doing the arch initialization required for EL3.
- 2. BL2 does not receive the meminfo information from BL1 anymore. This information can be passed by the Boot ROM or be internal to the BL2 image.
- 3. Since BL2 executes at EL3, BL2 jumps directly to the next image, instead of invoking the RUN\_IMAGE SMC call.

We assume 3 different types of BootROM support on the platform:

- 1. The Boot ROM always jumps to the same address, for both cold and warm boot. In this case, we will need to keep a resident part of BL2 whose memory cannot be reclaimed by any other image. The linker script defines the symbols \_\_TEXT\_RESIDENT\_START\_\_ and \_\_TEXT\_RESIDENT\_END\_\_ that allows the platform to configure correctly the memory map.
- 2. The platform has some mechanism to indicate the jump address to the Boot ROM. Platform code can then program the jump address with psci\_warmboot\_entrypoint during cold boot.
- 3. The platform has some mechanism to program the reset address using the PRO-GRAMMABLE\_RESET\_ADDRESS feature. Platform code can then program the reset address with psci\_warmboot\_entrypoint during cold boot, bypassing the boot ROM for warm boot.

In the last 2 cases, no part of BL2 needs to remain resident at runtime. In the first 2 cases, we expect the Boot ROM to be able to differentiate between warm and cold boot, to avoid loading BL2 again during warm boot.

This functionality can be tested with FVP loading the image directly in memory and changing the address where the system jumps at reset. For example:

-C cluster0.cpu0.RVBAR=0x4022000 -data cluster0.cpu0=bl2.bin@0x4022000

With this configuration, FVP is like a platform of the first case, where the Boot ROM jumps always to the same address. For simplification, BL32 is loaded in DRAM in this case, to avoid other images reclaiming BL2 memory.

#### AArch64 BL31

The image for this stage is loaded by BL2 and BL1 passes control to BL31 at EL3. BL31 executes solely in trusted SRAM. BL31 is linked against and loaded at a platform-specific base address (more information can be found later in this document). The functionality implemented by BL31 is as follows.

#### **Architectural initialization**

Currently, BL31 performs a similar architectural initialization to BL1 as far as system register settings are concerned. Since BL1 code resides in ROM, architectural initialization in BL31 allows override of any previous initialization done by BL1.

BL31 initializes the per-CPU data framework, which provides a cache of frequently accessed per-CPU data optimised for fast, concurrent manipulation on different CPUs. This buffer includes pointers to per-CPU contexts, crash buffer, CPU reset and power down operations, PSCI data, platform data and so on.

It then replaces the exception vectors populated by BL1 with its own. BL31 exception vectors implement more elaborate support for handling SMCs since this is the only mechanism to access the runtime services implemented by BL31 (PSCI for example). BL31 checks each SMC for validity as specified by the SMC Calling Convention before passing control to the required SMC handler routine.

BL31 programs the CNTFRQ\_EL0 register with the clock frequency of the system counter, which is provided by the platform.

#### **Platform initialization**

BL31 performs detailed platform initialization, which enables normal world software to function correctly.

On Arm platforms, this consists of the following:

- Initialize the console.
- Configure the Interconnect to enable hardware coherency.
- Enable the MMU and map the memory it needs to access.
- Initialize the generic interrupt controller.
- Initialize the power controller device.
- Detect the system topology.

#### Runtime services initialization

BL31 is responsible for initializing the runtime services. One of them is PSCI.

As part of the PSCI initializations, BL31 detects the system topology. It also initializes the data structures that implement the state machine used to track the state of power domain nodes. The state can be one of OFF, RUN or RETENTION. All secondary CPUs are initially in the OFF state. The cluster that the primary CPU belongs to is ON; any other cluster is OFF. It also initializes the locks that protect them. BL31 accesses the state of a CPU or cluster immediately after reset and before the data cache is enabled in the warm boot path. It is not currently possible to use 'exclusive' based spinlocks, therefore BL31 uses locks based on Lamport's Bakery algorithm instead.

The runtime service framework and its initialization is described in more detail in the "EL3 runtime services framework" section below.

Details about the status of the PSCI implementation are provided in the "Power State Coordination Interface" section below.

#### AArch64 BL32 (Secure-EL1 Payload) image initialization

If a BL32 image is present then there must be a matching Secure-EL1 Payload Dispatcher (SPD) service (see later for details). During initialization that service must register a function to carry out initialization of BL32 once the runtime services are fully initialized. BL31 invokes such a registered function to initialize BL32 before running BL33. This initialization is not necessary for AArch32 SPs.

Details on BL32 initialization and the SPD's role are described in the Secure-EL1 Payloads and Dispatchers section below.

#### **BL33 (Non-trusted Firmware) execution**

EL3 Runtime Software initializes the EL2 or EL1 processor context for normal- world cold boot, ensuring that no secure state information finds its way into the non-secure execution state. EL3 Runtime Software uses the entrypoint information provided by BL2 to jump to the Non-trusted firmware image (BL33) at the highest available Exception Level (EL2 if available, otherwise EL1).

### Using alternative Trusted Boot Firmware in place of BL1 & BL2 (AArch64 only)

Some platforms have existing implementations of Trusted Boot Firmware that would like to use TF-A BL31 for the EL3 Runtime Software. To enable this firmware architecture it is important to provide a fully documented and stable interface between the Trusted Boot Firmware and BL31.

Future changes to the BL31 interface will be done in a backwards compatible way, and this enables these firmware components to be independently enhanced/updated to develop and exploit new functionality.

### Required CPU state when calling b131\_entrypoint() during cold boot

This function must only be called by the primary CPU.

On entry to this function the calling primary CPU must be executing in AArch64 EL3, little-endian data access, and all interrupt sources masked:

```
PSTATE.EL = 3
PSTATE.RW = 1
PSTATE.DAIF = 0xf
SCTLR_EL3.EE = 0
```

X0 and X1 can be used to pass information from the Trusted Boot Firmware to the platform code in BL31:

```
X0 : Reserved for common TF-A information
X1 : Platform specific information
```

BL31 zero-init sections (e.g. .bss) should not contain valid data on entry, these will be zero filled prior to invoking platform setup code.

### Use of the X0 and X1 parameters

The parameters are platform specific and passed from bl31\_entrypoint() to bl31\_early\_platform\_setup(). The value of these parameters is never directly used by the common BL31 code.

The convention is that **X0** conveys information regarding the BL31, BL32 and BL33 images from the Trusted Boot firmware and **X1** can be used for other platform specific purpose. This convention allows platforms which use TF-A's BL1 and BL2 images to transfer additional platform specific information from Secure Boot without conflicting with future evolution of TF-A using **X0** to pass a b131\_params structure.

BL31 common and SPD initialization code depends on image and entrypoint information about BL33 and BL32, which is provided via BL31 platform APIs. This information is required until the start of execution of BL33. This information can be provided in a platform defined manner, e.g. compiled into the platform code in BL31, or provided in a platform defined memory location by the Trusted Boot firmware, or passed from the Trusted Boot Firmware via the Cold boot Initialization parameters. This data may need to be cleaned out of the CPU caches if it is provided by an earlier boot stage and then accessed by BL31 platform code before the caches are enabled.

TF-A's BL2 implementation passes a bl31\_params structure in X0 and the Arm development platforms interpret this in the BL31 platform code.

### MMU, Data caches & Coherency

BL31 does not depend on the enabled state of the MMU, data caches or interconnect coherency on entry to bl31\_entrypoint(). If these are disabled on entry, these should be enabled during bl31\_plat\_arch\_setup().

#### Data structures used in the BL31 cold boot interface

These structures are designed to support compatibility and independent evolution of the structures and the firmware images. For example, a version of BL31 that can interpret the BL3x image information from different versions of BL2, a platform that uses an extended entry\_point\_info structure to convey additional register information to BL31, or a ELF image loader that can convey more details about the firmware images.

To support these scenarios the structures are versioned and sized, which enables BL31 to detect which information is present and respond appropriately. The param\_header is defined to capture this information:

The structures using this format are entry\_point\_info, image\_info and bl31\_params. The code that allocates and populates these structures must set the header fields appropriately, and the SET\_PARAM\_HEAD() a macro is defined to simplify this action.

#### Required CPU state for BL31 Warm boot initialization

When requesting a CPU power-on, or suspending a running CPU, TF-A provides the platform power management code with a Warm boot initialization entry-point, to be invoked by the CPU immediately after the reset handler. On entry to the Warm boot initialization function the calling CPU must be in AArch64 EL3, little-endian data access and all interrupt sources masked:

```
PSTATE.EL = 3
PSTATE.RW = 1
PSTATE.DAIF = 0xf
SCTLR_EL3.EE = 0
```

The PSCI implementation will initialize the processor state and ensure that the platform power management code is then invoked as required to initialize all necessary system, cluster and CPU resources.

### AArch32 EL3 Runtime Software entrypoint interface

To enable this firmware architecture it is important to provide a fully documented and stable interface between the Trusted Boot Firmware and the AArch32 EL3 Runtime Software.

Future changes to the entrypoint interface will be done in a backwards compatible way, and this enables these firmware components to be independently enhanced/updated to develop and exploit new functionality.

### Required CPU state when entering during cold boot

This function must only be called by the primary CPU.

On entry to this function the calling primary CPU must be executing in AArch32 EL3, little-endian data access, and all interrupt sources masked:

```
PSTATE.AIF = 0x7
SCTLR.EE = 0
```

R0 and R1 are used to pass information from the Trusted Boot Firmware to the platform code in AArch32 EL3 Runtime Software:

```
R0 : Reserved for common TF-A information
R1 : Platform specific information
```

### Use of the R0 and R1 parameters

The parameters are platform specific and the convention is that R0 conveys information regarding the BL3x images from the Trusted Boot firmware and R1 can be used for other platform specific purpose. This convention allows platforms which use TF-A's BL1 and BL2 images to transfer additional platform specific information from Secure Boot without conflicting with future evolution of TF-A using R0 to pass a bl\_params structure.

The AArch32 EL3 Runtime Software is responsible for entry into BL33. This information can be obtained in a platform defined manner, e.g. compiled into the AArch32 EL3 Runtime Software, or provided in a platform defined memory location by the Trusted Boot firmware, or passed from the Trusted Boot Firmware via the Cold boot Initialization parameters. This data may need to be cleaned out of the CPU caches if it is provided by an earlier boot stage and then accessed by AArch32 EL3 Runtime Software before the caches are enabled.

When using AArch32 EL3 Runtime Software, the Arm development platforms pass a bl\_params structure in R0 from BL2 to be interpreted by AArch32 EL3 Runtime Software platform code.

### MMU, Data caches & Coherency

AArch32 EL3 Runtime Software must not depend on the enabled state of the MMU, data caches or interconnect coherency in its entrypoint. They must be explicitly enabled if required.

#### Data structures used in cold boot interface

The AArch32 EL3 Runtime Software cold boot interface uses bl\_params instead of bl31\_params. The bl\_params structure is based on the convention described in AArch64 BL31 cold boot interface section.

### Required CPU state for warm boot initialization

When requesting a CPU power-on, or suspending a running CPU, AArch32 EL3 Runtime Software must ensure execution of a warm boot initialization entrypoint. If TF-A BL1 is used and the PROGRAMMABLE\_RESET\_ADDRESS build flag is false, then AArch32 EL3 Runtime Software must ensure that BL1 branches to the warm boot entrypoint by arranging for the BL1 platform function, plat\_get\_my\_entrypoint(), to return a non-zero value.

In this case, the warm boot entrypoint must be in AArch32 EL3, little-endian data access and all interrupt sources masked:

```
PSTATE.AIF = 0x7
SCTLR.EE = 0
```

The warm boot entrypoint may be implemented by using TF-A psci\_warmboot\_entrypoint() function. In that case, the platform must fulfil the pre-requisites mentioned in the *PSCI Library Integration guide for Armv8-A AArch32 systems*.

### 5.4.2 EL3 runtime services framework

Software executing in the non-secure state and in the secure state at exception levels lower than EL3 will request runtime services using the Secure Monitor Call (SMC) instruction. These requests will follow the convention described in the SMC Calling Convention PDD (SMCCC). The SMCCC assigns function identifiers to each SMC request and describes how arguments are passed and returned.

The EL3 runtime services framework enables the development of services by different providers that can be easily integrated into final product firmware. The following sections describe the framework which facilitates the registration, initialization and use of runtime services in EL3 Runtime Software (BL31).

The design of the runtime services depends heavily on the concepts and definitions described in the SMCCC, in particular SMC Function IDs, Owning Entity Numbers (OEN), Fast and Yielding calls, and the SMC32 and SMC64 calling conventions. Please refer to that document for more detailed explanation of these terms.

The following runtime services are expected to be implemented first. They have not all been instantiated in the current implementation.

#### 1. Standard service calls

This service is for management of the entire system. The Power State Coordination Interface (PSCI) is the first set of standard service calls defined by Arm (see PSCI section later).

### 2. Secure-EL1 Payload Dispatcher service

If a system runs a Trusted OS or other Secure-EL1 Payload (SP) then it also requires a *Secure Monitor* at EL3 to switch the EL1 processor context between the normal world (EL1/EL2) and trusted world (Secure-EL1). The Secure Monitor will make these world switches in response to SMCs. The SMCCC provides for such SMCs with the Trusted OS Call and Trusted Application Call OEN ranges.

The interface between the EL3 Runtime Software and the Secure-EL1 Payload is not defined by the SMCCC or any other standard. As a result, each Secure-EL1 Payload requires a specific Secure Monitor that runs as a runtime service - within TF-A this service is referred to as the Secure-EL1 Payload Dispatcher (SPD).

TF-A provides a Test Secure-EL1 Payload (TSP) and its associated Dispatcher (TSPD). Details of SPD design and TSP/TSPD operation are described in the *Secure-EL1 Payloads and Dispatchers* section below.

### 3. CPU implementation service

This service will provide an interface to CPU implementation specific services for a given platform e.g. access to processor errata workarounds. This service is currently unimplemented.

Additional services for Arm Architecture, SiP and OEM calls can be implemented. Each implemented service handles a range of SMC function identifiers as described in the SMCCC.

### Registration

A runtime service is registered using the DECLARE\_RT\_SVC() macro, specifying the name of the service, the range of OENs covered, the type of service and initialization and call handler functions. This macro instantiates a const struct rt\_svc\_desc for the service with these details (see runtime\_svc.h). This structure is allocated in a special ELF section rt\_svc\_descs, enabling the framework to find all service descriptors included into BL31.

The specific service for a SMC Function is selected based on the OEN and call type of the Function ID, and the framework uses that information in the service descriptor to identify the handler for the SMC Call.

The service descriptors do not include information to identify the precise set of SMC function identifiers supported by this service implementation, the security state from which such calls are valid nor the capability to support 64-bit and/or 32-bit callers (using SMC32 or SMC64). Responding appropriately to these aspects of a SMC call is the responsibility of the service implementation, the framework is focused on integration of services from different providers and minimizing the time taken by the framework before the service handler is invoked.

Details of the parameters, requirements and behavior of the initialization and call handling functions are provided in the following sections.

#### Initialization

runtime\_svc\_init() in runtime\_svc.c initializes the runtime services framework running on the primary CPU during cold boot as part of the BL31 initialization. This happens prior to initializing a Trusted OS and running Normal world boot firmware that might in turn use these services. Initialization involves validating each of the declared runtime service descriptors, calling the service initialization function and populating the index used for runtime lookup of the service

The BL31 linker script collects all of the declared service descriptors into a single array and defines symbols that allow the framework to locate and traverse the array, and determine its size.


The framework does basic validation of each descriptor to halt firmware initialization if service declaration errors are detected. The framework does not check descriptors for the following error conditions, and may behave in an unpredictable manner under such scenarios:

- 1. Overlapping OEN ranges
- 2. Multiple descriptors for the same range of OENs and call\_type
- 3. Incorrect range of owning entity numbers for a given call\_type

Once validated, the service init() callback is invoked. This function carries out any essential EL3 initialization before servicing requests. The init() function is only invoked on the primary CPU during cold boot. If the service uses per-CPU data this must either be initialized for all CPUs during this call, or be done lazily when a CPU first issues an SMC call to that service. If init() returns anything other than 0, this is treated as an initialization error and the service is ignored: this does not cause the firmware to halt.

The OEN and call type fields present in the SMC Function ID cover a total of 128 distinct services, but in practice a single descriptor can cover a range of OENs, e.g. SMCs to call a Trusted OS function. To optimize the lookup of a service handler, the framework uses an array of 128 indices that map every distinct OEN/call-type combination either to one of the declared services or to indicate the service is not handled. This rt\_svc\_descs\_indices[] array is populated for all of the OENs covered by a service after the service init() function has reported success. So a service that fails to initialize will never have it's handle() function invoked.

The following figure shows how the rt\_svc\_descs\_indices[] index maps the SMC Function ID call type and OEN onto a specific service handler in the rt\_svc\_descs[] array.



### Handling an SMC

When the EL3 runtime services framework receives a Secure Monitor Call, the SMC Function ID is passed in W0 from the lower exception level (as per the SMCCC). If the calling register width is AArch32, it is invalid to invoke an SMC Function which indicates the SMC64 calling convention: such calls are ignored and return the Unknown SMC Function Identifier result code 0xFFFFFFFF in R0/X0.

Bit[31] (fast/yielding call) and bits[29:24] (owning entity number) of the SMC Function ID are combined to index into the rt\_svc\_descs\_indices[] array. The resulting value might indicate a service that has no handler, in this case the framework will also report an Unknown SMC Function ID. Otherwise, the value is used as a further index into the rt\_svc\_descs[] array to locate the required service and handler.

The service's handle() callback is provided with five of the SMC parameters directly, the others are saved into memory for retrieval (if needed) by the handler. The handler is also provided with an opaque handle for use with the supporting library for parameter retrieval, setting return values and context manipulation; and with flags indicating the security state of the caller. The framework finally sets up the execution stack for the handler, and invokes the services handle() function.

On return from the handler the result registers are populated in X0-X7 as needed before restoring the stack and CPU state and returning from the original SMC.

# 5.4.3 Exception Handling Framework

Please refer to the Exception Handling Framework document.

### 5.4.4 Power State Coordination Interface

TODO: Provide design walkthrough of PSCI implementation.

The PSCI v1.1 specification categorizes APIs as optional and mandatory. All the mandatory APIs in PSCI v1.1, PSCI v1.0 and in PSCI v0.2 draft specification Power State Coordination Interface PDD are implemented. The table lists the PSCI v1.1 APIs and their support in generic code.

An API implementation might have a dependency on platform code e.g. CPU\_SUSPEND requires the platform to export a part of the implementation. Hence the level of support of the mandatory APIs depends upon the support exported by the platform port as well. The Juno and FVP (all variants) platforms export all the required support.

PSCI v1.1 API	Supported	Comments
PSCI_VERSION	Yes	The version returned is 1.1
CPU_SUSPEND	Yes*	
CPU_OFF	Yes*	
CPU_ON	Yes*	
AFFINITY_INFO	Yes	
MIGRATE	Yes**	
MIGRATE_INFO_TYPE	Yes**	
MIGRATE_INFO_CPU	Yes**	
SYSTEM_OFF	Yes*	
SYSTEM_RESET	Yes*	
PSCI_FEATURES	Yes	
CPU_FREEZE	No	
CPU_DEFAULT_SUSPEND	No	
NODE_HW_STATE	Yes*	
SYSTEM_SUSPEND	Yes*	
PSCI_SET_SUSPEND_MODE	No	
PSCI_STAT_RESIDENCY	Yes*	
PSCI_STAT_COUNT	Yes*	
SYSTEM_RESET2	Yes*	
MEM_PROTECT	Yes*	
MEM_PROTECT_CHECK_RANGE	Yes*	

\*Note: These PSCI APIs require platform power management hooks to be registered with the generic PSCI code to be supported.

\*\*Note: These PSCI APIs require appropriate Secure Payload Dispatcher hooks to be registered with the generic PSCI code to be supported.

The PSCI implementation in TF-A is a library which can be integrated with AArch64 or AArch32 EL3 Runtime Software for Armv8-A systems. A guide to integrating PSCI library with AArch32 EL3 Runtime Software can be found at *PSCI Library Integration guide for Armv8-A AArch32 systems*.

## 5.4.5 Secure-EL1 Payloads and Dispatchers

On a production system that includes a Trusted OS running in Secure-EL1/EL0, the Trusted OS is coupled with a companion runtime service in the BL31 firmware. This service is responsible for the initialisation of the Trusted OS and all communications with it. The Trusted OS is the BL32 stage of the boot flow in TF-A. The firmware will attempt to locate, load and execute a BL32 image.

TF-A uses a more general term for the BL32 software that runs at Secure-EL1 - the Secure-EL1 Payload - as it is not always a Trusted OS.

TF-A provides a Test Secure-EL1 Payload (TSP) and a Test Secure-EL1 Payload Dispatcher (TSPD) service as an example of how a Trusted OS is supported on a production system using the Runtime Services Framework. On such a system, the Test BL32 image and service are replaced by the Trusted OS and its dispatcher service. The TF-A build system expects that the dispatcher will define the build flag NEED\_BL32 to enable it to include the BL32 in the build either as a binary or to compile from source depending on whether the BL32 build option is specified or not.

The TSP runs in Secure-EL1. It is designed to demonstrate synchronous communication with the normal-world software running in EL1/EL2. Communication is initiated by the normal-world software

• either directly through a Fast SMC (as defined in the SMCCC)

• or indirectly through a PSCI SMC. The PSCI implementation in turn informs the TSPD about the requested power management operation. This allows the TSP to prepare for or respond to the power state change

The TSPD service is responsible for.

- Initializing the TSP
- Routing requests and responses between the secure and the non-secure states during the two types of communications just described

### Initializing a BL32 Image

The Secure-EL1 Payload Dispatcher (SPD) service is responsible for initializing the BL32 image. It needs access to the information passed by BL2 to BL31 to do so. This is provided by:

```
entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t);
```

which returns a reference to the entry\_point\_info structure corresponding to the image which will be run in the specified security state. The SPD uses this API to get entry point information for the SECURE image, BL32.

In the absence of a BL32 image, BL31 passes control to the normal world bootloader image (BL33). When the BL32 image is present, it is typical that the SPD wants control to be passed to BL32 first and then later to BL33.

To do this the SPD has to register a BL32 initialization function during initialization of the SPD service. The BL32 initialization function has this prototype:

```
int32_t init(void);
```

and is registered using the bl31\_register\_bl32\_init() function.

TF-A supports two approaches for the SPD to pass control to BL32 before returning through EL3 and running the non-trusted firmware (BL33):

- 1. In the BL32 setup function, use bl31\_set\_next\_image\_type() to request that the exit from bl31\_main() is to the BL32 entrypoint in Secure-EL1. BL31 will exit to BL32 using the asynchronous method by calling bl31\_prepare\_next\_image\_entry() and el3\_exit().
  - When the BL32 has completed initialization at Secure-EL1, it returns to BL31 by issuing an SMC, using a Function ID allocated to the SPD. On receipt of this SMC, the SPD service handler should switch the CPU context from trusted to normal world and use the bl31\_set\_next\_image\_type() and bl31\_prepare\_next\_image\_entry() functions to set up the initial return to the normal world firmware BL33. On return from the handler the framework will exit to EL2 and run BL33.
- 2. The BL32 setup function registers an initialization function using bl31\_register\_bl32\_init() which provides a SPD-defined mechanism to invoke a 'world-switch synchronous call' to Secure-EL1 to run the BL32 entrypoint.

**Note:** The Test SPD service included with TF-A provides one implementation of such a mechanism.

On completion BL32 returns control to BL31 via a SMC, and on receipt the SPD service handler invokes the synchronous call return mechanism to return to the BL32 initialization function. On return from this function, b131\_main() will set up the return to the normal world firmware BL33 and continue the boot process in the normal world.

# 5.4.6 Crash Reporting in BL31

BL31 implements a scheme for reporting the processor state when an unhandled exception is encountered. The reporting mechanism attempts to preserve all the register contents and report it via a dedicated UART (PL011 console). BL31 reports the general purpose, EL3, Secure EL1 and some EL2 state registers.

A dedicated per-CPU crash stack is maintained by BL31 and this is retrieved via the per-CPU pointer cache. The implementation attempts to minimise the memory required for this feature. The file crash\_reporting.S contains the implementation for crash reporting.

The sample crash output is shown below.

```
x0
            = 0x000000002a4a0000
x1
            = 0x0000000000000001
x2
            = 0x0000000000000003
x3
x4
            x 5
x6
             0x0000000000000006
x7
             0x00000000000000007
x8
             800000000000000008
x9
            0x00000000000000010
x10
            = 0 \times 0000000000000011
x11
            = 0 \times 00000000000000012
x12
x13
            = 0x0000000000000013
             0x0000000000000014
x14
            x15
            x16
            = 0 \times 00000000000000017
x17
x18
            = 0x0000000000000018
x19
            x20
            x21
            x22
             0x00000000000000022
x23
            x24
            = 0x0000000000000024
x25
             0x00000000000000025
            x26
x27
            x28
            = 0x0000000000000028
x29
             0x00000000000000029
x30
            = 0x0000000088000b78
scr_el3
            = 0x000000000003073d
sctlr_el3
            = 0x000000000b0cd183f
            cptr_el3
tcr_el3
            = 0x000000008080351c
daif
            = 0x00000000000002c0
mair_el3
            = 0x00000000004404ff
spsr_el3
            = 0 \times 00000000060000349
elr_el3
            = 0 \times 00000000088000114
ttbr0_el3
            = 0 \times 00000000004018201
esr_el3
            = 0x00000000be000000
far_el3
```

(continues on next page)

(continued from previous page)

```
spsr_el1
          elr_el1
          spsr_abt
          spsr_und
          spsr_irq
spsr_fiq
          = 0x000000000000000
sctlr_el1
          = 0 \times 0000000030d00800
actlr_el1
          = 0x000000000000000
cpacr_el1
          csselr_el1
          sp_el1
         esr_el1
         ttbr0_el1
         ttbr1_el1
          mair_el1
         amair el1
tcr_el1
          tpidr_el1
          tpidr_el0
         tpidrro_el0 = 0x0000000000000000
par_el1
          mpidr_el1
          = 0x0000000080000000
afsr0_el1
         afsr1_el1
          contextidr_el1 = 0x00000000000000000
         vbar_el1
cntp\_ctl\_el0 = 0x0000000000000000
cntp_cval_el0 = 0x0000000000000000
cntv_ctl_el0 = 0x0000000000000000
cntv\_cval\_el0 = 0x0000000000000000
cntkctl_el1 = 0x00000000000000000
sp_el0
         = 0 \times 00000000004014940
isr_el1
         = 0x0000000000000000
dacr32_el2
         ifsr32_el2
         icc_hppir0_el1 = 0x000000000000003ff
icc_hppir1_el1 = 0x000000000000003ff
icc\_ctlr\_el3 = 0x00000000000080400
gicd_ispendr regs (Offsets 0x200-0x278)
Offset
                Value
0x200:
           0x0000000000000000
0x208:
           0x0000000000000000
0x210:
           0x0000000000000000
0x218:
           0x0000000000000000
           0x000000000000000000
0x220:
0x228:
           0x0000000000000000
0x230:
           0x00000000000000000
0x238:
           0x0000000000000000
0x240:
           0x0000000000000000
0x248:
           0x250:
           0x0000000000000000
0x258:
           0x00000000000000000
```

(continues on next page)

(continued from previous page)

0x260:	0x0000000000000000	
0x268:	0x0000000000000000	
0x270:	00000000000000000000000000000000000000	
0x278:	0x0000000000000000	
1		

### 5.4.7 Guidelines for Reset Handlers

TF-A implements a framework that allows CPU and platform ports to perform actions very early after a CPU is released from reset in both the cold and warm boot paths. This is done by calling the reset\_handler() function in both the BL1 and BL31 images. It in turn calls the platform and CPU specific reset handling functions.

Details for implementing a CPU specific reset handler can be found in Section 8. Details for implementing a platform specific reset handler can be found in the *Porting Guide* (see the plat\_reset\_handler() function).

When adding functionality to a reset handler, keep in mind that if a different reset handling behavior is required between the first and the subsequent invocations of the reset handling code, this should be detected at runtime. In other words, the reset handler should be able to detect whether an action has already been performed and act as appropriate. Possible courses of actions are, e.g. skip the action the second time, or undo/redo it.

# 5.4.8 Configuring secure interrupts

The GIC driver is responsible for performing initial configuration of secure interrupts on the platform. To this end, the platform is expected to provide the GIC driver (either GICv2 or GICv3, as selected by the platform) with the interrupt configuration during the driver initialisation.

Secure interrupt configuration are specified in an array of secure interrupt properties. In this scheme, in both GICv2 and GICv3 driver data structures, the interrupt\_props member points to an array of interrupt properties. Each element of the array specifies the interrupt number and its attributes (priority, group, configuration). Each element of the array shall be populated by the macro INTR\_PROP\_DESC(). The macro takes the following arguments:

- 10-bit interrupt number,
- 8-bit interrupt priority,
- Interrupt type (one of INTR\_TYPE\_EL3, INTR\_TYPE\_S\_EL1, INTR\_TYPE\_NS),
- Interrupt configuration (either GIC\_INTR\_CFG\_LEVEL or GIC\_INTR\_CFG\_EDGE).

## 5.4.9 CPU specific operations framework

Certain aspects of the Armv8-A architecture are implementation defined, that is, certain behaviours are not architecturally defined, but must be defined and documented by individual processor implementations. TF-A implements a framework which categorises the common implementation defined behaviours and allows a processor to export its implementation of that behaviour. The categories are:

- 1. Processor specific reset sequence.
- 2. Processor specific power down sequences.
- 3. Processor specific register dumping as a part of crash reporting.
- 4. Errata status reporting.

Each of the above categories fulfils a different requirement.

- 1. allows any processor specific initialization before the caches and MMU are turned on, like implementation of errata workarounds, entry into the intra-cluster coherency domain etc.
- 2. allows each processor to implement the power down sequence mandated in its Technical Reference Manual (TRM).
- 3. allows a processor to provide additional information to the developer in the event of a crash, for example Cortex-A53 has registers which can expose the data cache contents.
- 4. allows a processor to define a function that inspects and reports the status of all errata workarounds on that processor.

Please note that only 2. is mandated by the TRM.

The CPU specific operations framework scales to accommodate a large number of different CPUs during power down and reset handling. The platform can specify any CPU optimization it wants to enable for each CPU. It can also specify the CPU errata workarounds to be applied for each CPU type during reset handling by defining CPU errata compile time macros. Details on these macros can be found in the *Arm CPU Specific Build Macros* document.

The CPU specific operations framework depends on the cpu\_ops structure which needs to be exported for each type of CPU in the platform. It is defined in include/lib/cpus/aarch64/cpu\_macros.S and has the following fields: midr, reset\_func(), cpu\_pwr\_down\_ops (array of power down functions) and cpu\_reg\_dump().

The CPU specific files in lib/cpus export a cpu\_ops data structure with suitable handlers for that CPU. For example, lib/cpus/aarch64/cortex\_a53.S exports the cpu\_ops for Cortex-A53 CPU. According to the platform configuration, these CPU specific files must be included in the build by the platform makefile. The generic CPU specific operations framework code exists in lib/cpus/aarch64/cpu\_helpers.S.

### **CPU specific Reset Handling**

After a reset, the state of the CPU when it calls generic reset handler is: MMU turned off, both instruction and data caches turned off and not part of any coherency domain.

The BL entrypoint code first invokes the plat\_reset\_handler() to allow the platform to perform any system initialization required and any system errata workarounds that needs to be applied. The get\_cpu\_ops\_ptr() reads the current CPU midr, finds the matching cpu\_ops entry in the cpu\_ops array and returns it. Note that only the part number and implementer fields in midr are used to find the matching cpu\_ops entry. The reset\_func() in the returned cpu\_ops is then invoked which executes the required reset handling for that CPU and also any errata workarounds enabled by the platform. This function must preserve the values of general purpose registers x20 to x29.

Refer to Section "Guidelines for Reset Handlers" for general guidelines regarding placement of code in a reset handler.

### CPU specific power down sequence

During the BL31 initialization sequence, the pointer to the matching cpu\_ops entry is stored in per-CPU data by init\_cpu\_ops() so that it can be quickly retrieved during power down sequences.

Various CPU drivers register handlers to perform power down at certain power levels for that specific CPU. The PSCI service, upon receiving a power down request, determines the highest power level at which to execute power down sequence for a particular CPU. It uses the prepare\_cpu\_pwr\_dwn() function to pick the right power down handler for the requested level. The function retrieves cpu\_ops pointer member of per-CPU data, and from that, further retrieves cpu\_pwr\_down\_ops array, and indexes into the required level. If the requested power level is higher than what a CPU driver supports, the handler registered for highest level is invoked.

At runtime the platform hooks for power down are invoked by the PSCI service to perform platform specific operations during a power down sequence, for example turning off CCI coherency during a cluster power down.

## CPU specific register reporting during crash

If the crash reporting is enabled in BL31, when a crash occurs, the crash reporting framework calls do\_cpu\_reg\_dump which retrieves the matching cpu\_ops using get\_cpu\_ops\_ptr() function. The cpu\_reg\_dump() in cpu\_ops is invoked, which then returns the CPU specific register values to be reported and a pointer to the ASCII list of register names in a format expected by the crash reporting framework.

### **CPU errata status reporting**

Errata workarounds for CPUs supported in TF-A are applied during both cold and warm boots, shortly after reset. Individual Errata workarounds are enabled as build options. Some errata workarounds have potential run-time implications; therefore some are enabled by default, others not. Platform ports shall override build options to enable or disable errata as appropriate. The CPU drivers take care of applying errata workarounds that are enabled and applicable to a given CPU. Refer to *CPU Errata Workarounds* for more information.

Functions in CPU drivers that apply errata workaround must follow the conventions listed below.

The errata workaround must be authored as two separate functions:

• One that checks for errata. This function must determine whether that errata applies to the current CPU. Typically this involves matching the current CPUs revision and variant against a value that's known to be affected by the errata. If the function determines that the errata applies to this CPU, it must return ERRATA\_APPLIES; otherwise, it must return ERRATA\_NOT\_APPLIES. The utility functions cpu\_get\_rev\_var and cpu\_rev\_var\_ls functions may come in handy for this purpose.

For an errata identified as E, the check function must be named check\_errata\_E.

This function will be invoked at different times, both from assembly and from C run time. Therefore it must follow AAPCS, and must not use stack.

• Another one that applies the errata workaround. This function would call the check function described above, and applies errata workaround if required.

CPU drivers that apply errata workaround can optionally implement an assembly function that report the status of errata workarounds pertaining to that CPU. For a driver that registers the CPU, for example, cpux via declare\_cpu\_ops macro, the errata reporting function, if it exists, must be named cpux\_errata\_report. This function will always be called with MMU enabled; it must follow AAPCS and may use stack.

In a debug build of TF-A, on a CPU that comes out of reset, both BL1 and the runtime firmware (BL31 in AArch64, and BL32 in AArch32) will invoke errata status reporting function, if one exists, for that type of CPU.

To report the status of each errata workaround, the function shall use the assembler macro report\_errata, passing it:

- The build option that enables the errata;
- The name of the CPU: this must be the same identifier that CPU driver registered itself with, using declare\_cpu\_ops;
- And the errata identifier: the identifier must match what's used in the errata's check function described above.

The errata status reporting function will be called once per CPU type/errata combination during the software's active life time.

It's expected that whenever an errata workaround is submitted to TF-A, the errata reporting function is appropriately extended to report its status as well.

Reporting the status of errata workaround is for informational purpose only; it has no functional significance.

# 5.4.10 Memory layout of BL images

Each bootloader image can be divided in 2 parts:

- the static contents of the image. These are data actually stored in the binary on the disk. In the ELF terminology, they are called PROGBITS sections;
- the run-time contents of the image. These are data that don't occupy any space in the binary on the disk. The ELF binary just contains some metadata indicating where these data will be stored at run-time and the corresponding sections need to be allocated and initialized at run-time. In the ELF terminology, they are called NOBITS sections.

All PROGBITS sections are grouped together at the beginning of the image, followed by all NOBITS sections. This is true for all TF-A images and it is governed by the linker scripts. This ensures that the raw binary images are as small as possible. If a NOBITS section was inserted in between PROGBITS sections then the resulting binary file would contain zero bytes in place of this NOBITS section, making the image unnecessarily bigger. Smaller images allow faster loading from the FIP to the main memory.

For BL31, a platform can specify an alternate location for NOBITS sections (other than immediately following PROGBITS sections) by setting SEPARATE\_NOBITS\_REGION to 1 and defining BL31\_NOBITS\_BASE and BL31\_NOBITS\_LIMIT.

### Linker scripts and symbols

Each bootloader stage image layout is described by its own linker script. The linker scripts export some symbols into the program symbol table. Their values correspond to particular addresses. TF-A code can refer to these symbols to figure out the image memory layout.

Linker symbols follow the following naming convention in TF-A.

\_\_<SECTION>\_START\_\_\_

Start address of a given section named <SECTION>.

• \_\_<SECTION>\_END\_\_

End address of a given section named <SECTION>. If there is an alignment constraint on the section's end address then \_\_<SECTION>\_END\_\_ corresponds to the end address of the section's actual contents, rounded up to the right boundary. Refer to the value of \_\_<SECTION>\_UNALIGNED\_END\_\_ to know the actual end address of the section's contents.

• \_\_<SECTION>\_UNALIGNED\_END\_\_

End address of a given section named <SECTION> without any padding or rounding up due to some alignment constraint.

• \_\_<SECTION>\_SIZE\_\_

Size (in bytes) of a given section named <SECTION>. If there is an alignment constraint on the section's end address then \_\_<SECTION>\_SIZE\_\_ corresponds to the size of the section's actual contents, rounded up to the right boundary. In other words, \_\_<SECTION>\_SIZE\_\_ = \_\_<SECTION>\_END\_\_ - \_<SECTION>\_START\_\_. Refer to the value of \_\_<SECTION>\_UNALIGNED\_SIZE\_\_ to know the actual size of the section's contents.

• \_\_<SECTION>\_UNALIGNED\_SIZE\_\_

Size (in bytes) of a given section named <SECTION> without any padding or rounding up due to some alignment constraint. In other words, \_\_<SECTION>\_UNALIGNED\_SIZE\_\_ = \_\_<SECTION>\_UNALIGNED\_END\_\_ - \_\_<SECTION>\_START\_\_.

Some of the linker symbols are mandatory as TF-A code relies on them to be defined. They are listed in the following subsections. Some of them must be provided for each bootloader stage and some are specific to a given bootloader stage.

The linker scripts define some extra, optional symbols. They are not actually used by any code but they help in understanding the bootloader images' memory layout as they are easy to spot in the link map files.

## **Common linker symbols**

All BL images share the following requirements:

- The BSS section must be zero-initialised before executing any C code.
- The coherent memory section (if enabled) must be zero-initialised as well.
- The MMU setup code needs to know the extents of the coherent and read-only memory regions to set the right memory attributes. When SEPARATE\_CODE\_AND\_RODATA=1, it needs to know more specifically how the read-only memory region is divided between code and data.

The following linker symbols are defined for this purpose:

- \_\_BSS\_START\_\_\_
- \_\_BSS\_SIZE\_\_\_
- \_\_COHERENT\_RAM\_START\_\_ Must be aligned on a page-size boundary.
- \_\_COHERENT\_RAM\_END\_\_ Must be aligned on a page-size boundary.
- \_\_COHERENT\_RAM\_UNALIGNED\_SIZE\_\_
- RO START
- \_\_RO\_END\_\_
- \_\_TEXT\_START\_\_
- \_\_TEXT\_END\_\_
- \_\_RODATA\_START\_\_
- \_\_RODATA\_END\_\_

## **BL1's linker symbols**

BL1 being the ROM image, it has additional requirements. BL1 resides in ROM and it is entirely executed in place but it needs some read-write memory for its mutable data. Its .data section (i.e. its allocated read-write data) must be relocated from ROM to RAM before executing any C code.

The following additional linker symbols are defined for BL1:

- \_\_BL1\_ROM\_END\_\_ End address of BL1's ROM contents, covering its code and .data section in ROM.
- \_\_DATA\_ROM\_START\_\_ Start address of the .data section in ROM. Must be aligned on a 16-byte boundary.
- \_\_DATA\_RAM\_START\_\_ Address in RAM where the .data section should be copied over. Must be aligned on a 16-byte boundary.
- \_\_DATA\_SIZE\_\_ Size of the .data section (in ROM or RAM).
- \_\_BL1\_RAM\_START\_\_ Start address of BL1 read-write data.
- \_\_BL1\_RAM\_END\_\_ End address of BL1 read-write data.

## How to choose the right base addresses for each bootloader stage image

There is currently no support for dynamic image loading in TF-A. This means that all bootloader images need to be linked against their ultimate runtime locations and the base addresses of each image must be chosen carefully such that images don't overlap each other in an undesired way. As the code grows, the base addresses might need adjustments to cope with the new memory layout.

The memory layout is completely specific to the platform and so there is no general recipe for choosing the right base addresses for each bootloader image. However, there are tools to aid in understanding the memory layout. These are the link map files: build/<platform>/<build-type>/bl<x>/bl<x>.map, with <x> being the stage bootloader. They provide a detailed view of the memory usage of each image. Among other useful information, they provide the end address of each image.

- bl1.map link map file provides \_\_BL1\_RAM\_END\_\_ address.
- bl2.map link map file provides \_\_BL2\_END\_\_ address.
- bl31.map link map file provides \_\_BL31\_END\_\_ address.
- bl32.map link map file provides \_\_BL32\_END\_\_ address.

For each bootloader image, the platform code must provide its start address as well as a limit address that it must not overstep. The latter is used in the linker scripts to check that the image doesn't grow past that address. If that happens, the linker will issue a message similar to the following:

```
aarch64-none-elf-ld: BLx has exceeded its limit.
```

Additionally, if the platform memory layout implies some image overlaying like on FVP, BL31 and TSP need to know the limit address that their PROGBITS sections must not overstep. The platform code must provide those.

TF-A does not provide any mechanism to verify at boot time that the memory to load a new image is free to prevent overwriting a previously loaded image. The platform must specify the memory available in the system for all the relevant BL images to be loaded.

For example, in the case of BL1 loading BL2, bl1\_plat\_sec\_mem\_layout() will return the region defined by the platform where BL1 intends to load BL2. The load\_image() function performs bounds check for the image size based on the base and maximum image size provided by the platforms. Platforms must take this behaviour into account when defining the base/size for each of the images.

## Memory layout on Arm development platforms

The following list describes the memory layout on the Arm development platforms:

- A 4KB page of shared memory is used for communication between Trusted Firmware and the platform's power controller. This is located at the base of Trusted SRAM. The amount of Trusted SRAM available to load the bootloader images is reduced by the size of the shared memory.
  - The shared memory is used to store the CPUs' entrypoint mailbox. On Juno, this is also used for the MHU payload when passing messages to and from the SCP.
- Another 4 KB page is reserved for passing memory layout between BL1 and BL2 and also the dynamic firmware configurations.
- On FVP, BL1 is originally sitting in the Trusted ROM at address 0x0. On Juno, BL1 resides in flash memory at address 0x0BEC0000. BL1 read-write data are relocated to the top of Trusted SRAM at runtime.
- · BL2 is loaded below BL1 RW
- EL3 Runtime Software, BL31 for AArch64 and BL32 for AArch32 (e.g. SP\_MIN), is loaded at the top of the Trusted SRAM, such that its NOBITS sections will overwrite BL1 R/W data and BL2. This implies that BL1

global variables remain valid only until execution reaches the EL3 Runtime Software entry point during a cold boot.

- On Juno, SCP\_BL2 is loaded temporarily into the EL3 Runtime Software memory region and transferred to the SCP before being overwritten by EL3 Runtime Software.
- BL32 (for AArch64) can be loaded in one of the following locations:
  - Trusted SRAM
  - Trusted DRAM (FVP only)
  - Secure region of DRAM (top 16MB of DRAM configured by the TrustZone controller)

When BL32 (for AArch64) is loaded into Trusted SRAM, it is loaded below BL31.

The location of the BL32 image will result in different memory maps. This is illustrated for both FVP and Juno in the following diagrams, using the TSP as an example.

**Note:** Loading the BL32 image in TZC secured DRAM doesn't change the memory layout of the other images in Trusted SRAM.

CONFIG section in memory layouts shown below contains:

bl2\_mem\_params\_descs contains parameters passed from BL2 to next the BL image during boot.

fw\_configs includes soc\_fw\_config, tos\_fw\_config, tb\_fw\_config and fw\_config.

FVP with TSP in Trusted SRAM with firmware configs: (These diagrams only cover the AArch64 case)

	DRAM		
0xffffffff	++		
	: :		
	  HW_CONFIG		
0x83000000	. – .	(non-secure)	
00000000000000000000000000000000000000	++		
	Trusted SRAM		
		loaded by BL2	++
0110 10 10 00	BL1 (rw)	-	
		<<<<<<	BL31 NOBITS
	BL2	<<<<<<	
		<<<<<<	
	! !		BL31 PROGBITS
		<<<<<<	
0x04003000	++	<<<<<<	BL32
	CONFIG		
0x04001000	++		

```
| Shared |
0x04000000 +-----+

Trusted ROM
0x04000000 +-----+
| BL1 (ro) |
0x00000000 +-----+
```

## FVP with TSP in Trusted DRAM with firmware configs (default option):


```
DRAM
0xfffffff +-----
      | HW_CONFIG |
0x83000000 |-----| (non-secure)
0x80000000 +----+
      Trusted DRAM
+-----+ \\
   | BL32 |
0x06000000 +-----+
       Trusted SRAM
0x04040000 +----- loaded by BL2 +-----+
      | BL1 (rw) | <<<<<< |
      |-----| <<<<<< | BL31 NOBITS |
      BL2 | <<<<<< |
      |-----| <<<<<< |-----|
              | <<<<<< | BL31 PROGBITS |
                          +----+
0x04003000 +----+
     | CONFIG |
0x04001000 +-----
     | Shared |
0x04000000 +-----+
       Trusted ROM
0x04000000 \ +-----+
  | BL1 (ro) |
0x0000000 +----+
```

## FVP with TSP in TZC-Secured DRAM with firmware configs:

DRAM 0xffffffff +	
BL32     0xff000000 +	(secure)
  HW_CONFIG	

```
0x83000000 |-----| (non-secure)
0x80000000 +----+
      Trusted SRAM
0x04040000 +-----+ loaded by BL2 +-----+
      | BL1 (rw) | <<<<<< |
      | BL2 | <<<<<< |
      | <<<<<< | BL31 PROGBITS |
                      +----+
0x04003000 +-----
  | CONFIG |
0x04001000 +----+
  | Shared |
0x04000000 +-----
      Trusted ROM
0x04000000 +----+
      | BL1 (ro) |
0x00000000 +----+
```

### Juno with BL32 in Trusted SRAM:



# Juno with BL32 in TZC-secured DRAM:

DRAM	
	(continues on next page)

```
0xFFE00000 +----+
  | BL32 |
                 (secure)
0xFF000000 |-----|
                 (non-secure)
0x80000000 +----+
        Flash0
0x0C000000 +----+
0x0BED0000 |-----|
  | BL1 (ro) |
0x0BEC0000 |----|
0x08000000 +----+
                            BL31 is loaded
                            after SCP_BL2 has
       Trusted SRAM
                            been sent to SCP
0x04040000 +------ loaded by BL2 +------
       | BL1 (rw) | <<<<<< |
       |-----| <<<<<< | BL31 NOBITS |
          BL2 | <<<<<< |
       | SCP_BL2 | <<<<<<< | BL31 PROGBITS |
0x04001000 +-----
    | MHU |
0x04000000 +----+
```

## 5.4.11 Firmware Image Package (FIP)

Using a Firmware Image Package (FIP) allows for packing bootloader images (and potentially other payloads) into a single archive that can be loaded by TF-A from non-volatile platform storage. A driver to load images from a FIP has been added to the storage layer and allows a package to be read from supported platform storage. A tool to create Firmware Image Packages is also provided and described below.

#### Firmware Image Package layout

The FIP layout consists of a table of contents (ToC) followed by payload data. The ToC itself has a header followed by one or more table entries. The ToC is terminated by an end marker entry, and since the size of the ToC is 0 bytes, the offset equals the total size of the FIP file. All ToC entries describe some payload data that has been appended to the end of the binary package. With the information provided in the ToC entry the corresponding payload data can be retrieved.



The ToC header and entry formats are described in the header file include/tools\_share/firmware\_image\_package.h. This file is used by both the tool and TF-A.

The ToC header has the following fields:

```
`name`: The name of the ToC. This is currently used to validate the header.

`serial_number`: A non-zero number provided by the creation tool

`flags`: Flags associated with this data.

Bits 0-31: Reserved

Bits 32-47: Platform defined

Bits 48-63: Reserved
```

### A ToC entry has the following fields:

```
`uuid`: All files are referred to by a pre-defined Universally Unique
    IDentifier [UUID] . The UUIDs are defined in
    `include/tools_share/firmware_image_package.h`. The platform translates
    the requested image name into the corresponding UUID when accessing the
    package.

`offset_address`: The offset address at which the corresponding payload data
    can be found. The offset is calculated from the ToC base address.

`size`: The size of the corresponding payload data in bytes.

`flags`: Flags associated with this entry. None are yet defined.
```

# Firmware Image Package creation tool

The FIP creation tool can be used to pack specified images into a binary package that can be loaded by TF-A from platform storage. The tool currently only supports packing bootloader images. Additional image definitions can be added to the tool as required.

The tool can be found in tools/fiptool.

## Loading from a Firmware Image Package (FIP)

The Firmware Image Package (FIP) driver can load images from a binary package on non-volatile platform storage. For the Arm development platforms, this is currently NOR FLASH.

Bootloader images are loaded according to the platform policy as specified by the function plat\_get\_image\_source(). For the Arm development platforms, this means the platform will attempt to load images from a Firmware Image Package located at the start of NOR FLASHO.

The Arm development platforms' policy is to only allow loading of a known set of images. The platform policy can be modified to allow additional images.

# 5.4.12 Use of coherent memory in TF-A

There might be loss of coherency when physical memory with mismatched shareability, cacheability and memory attributes is accessed by multiple CPUs (refer to section B2.9 of Arm ARM for more details). This possibility occurs in TF-A during power up/down sequences when coherency, MMU and caches are turned on/off incrementally.

TF-A defines coherent memory as a region of memory with Device nGnRE attributes in the translation tables. The translation granule size in TF-A is 4KB. This is the smallest possible size of the coherent memory region.

By default, all data structures which are susceptible to accesses with mismatched attributes from various CPUs are allocated in a coherent memory region (refer to section 2.1 of *Porting Guide*). The coherent memory region accesses are Outer Shareable, non-cacheable and they can be accessed with the Device nGnRE attributes when the MMU is turned on. Hence, at the expense of at least an extra page of memory, TF-A is able to work around coherency issues due to mismatched memory attributes.

The alternative to the above approach is to allocate the susceptible data structures in Normal WriteBack WriteAllocate Inner shareable memory. This approach requires the data structures to be designed so that it is possible to work around the issue of mismatched memory attributes by performing software cache maintenance on them.

### Disabling the use of coherent memory in TF-A

It might be desirable to avoid the cost of allocating coherent memory on platforms which are memory constrained. TF-A enables inclusion of coherent memory in firmware images through the build flag USE\_COHERENT\_MEM. This flag is enabled by default. It can be disabled to choose the second approach described above.

The below sections analyze the data structures allocated in the coherent memory region and the changes required to allocate them in normal memory.

#### Coherent memory usage in PSCI implementation

The psci\_non\_cpu\_pd\_nodes data structure stores the platform's power domain tree information for state management of power domains. By default, this data structure is allocated in the coherent memory region in TF-A because it can be accessed by multiple CPUs, either with caches enabled or disabled.

```
typedef struct non_cpu_pwr_domain_node {
    /*
    * Index of the first CPU power domain node level 0 which has this node
    * as its parent.
    */
    unsigned int cpu_start_idx;
    /*
```

In order to move this data structure to normal memory, the use of each of its fields must be analyzed. Fields like cpu\_start\_idx, ncpus, parent\_node level and lock\_index are only written once during cold boot. Hence removing them from coherent memory involves only doing a clean and invalidate of the cache lines after these fields are written.

The field local\_state can be concurrently accessed by multiple CPUs in different cache states. A Lamport's Bakery lock psci\_locks is used to ensure mutual exclusion to this field and a clean and invalidate is needed after it is written.

## **Bakery lock data**

The bakery lock data structure bakery\_lock\_t is allocated in coherent memory and is accessed by multiple CPUs with mismatched attributes. bakery\_lock\_t is defined as follows:

It is a characteristic of Lamport's Bakery algorithm that the volatile per-CPU fields can be read by all CPUs but only written to by the owning CPU.

Depending upon the data cache line size, the per-CPU fields of the bakery\_lock\_t structure for multiple CPUs may exist on a single cache line. These per-CPU fields can be read and written during lock contention by multiple CPUs with mismatched memory attributes. Since these fields are a part of the lock implementation, they do not have access to any other locking primitive to safeguard against the resulting coherency issues. As a result, simple software cache maintenance is not enough to allocate them in coherent memory. Consider the following example.

CPU0 updates its per-CPU field with data cache enabled. This write updates a local cache line which contains a copy of the fields for other CPUs as well. Now CPU1 updates its per-CPU field of the bakery\_lock\_t structure with data

cache disabled. CPU1 then issues a DCIVAC operation to invalidate any stale copies of its field in any other cache line in the system. This operation will invalidate the update made by CPU0 as well.

To use bakery locks when USE\_COHERENT\_MEM is disabled, the lock data structure has been redesigned. The changes utilise the characteristic of Lamport's Bakery algorithm mentioned earlier. The bakery\_lock structure only allocates the memory for a single CPU. The macro DEFINE\_BAKERY\_LOCK allocates all the bakery locks needed for a CPU into a section bakery\_lock. The linker allocates the memory for other cores by using the total size allocated for the bakery\_lock section and multiplying it with (PLATFORM\_CORE\_COUNT - 1). This enables software to perform software cache maintenance on the lock data structure without running into coherency issues associated with mismatched attributes.

The bakery lock data structure bakery\_info\_t is defined for use when USE\_COHERENT\_MEM is disabled as follows:

```
typedef struct bakery_info {
    /*
    * The lock_data is a bit-field of 2 members:
    * Bit[0] : choosing. This field is set when the CPU is
    * choosing its bakery number.
    * Bits[1 - 15] : number. This is the bakery number allocated.
    */
    volatile uint16_t lock_data;
} bakery_info_t;
```

The bakery\_info\_t represents a single per-CPU field of one lock and the combination of corresponding bakery\_info\_t structures for all CPUs in the system represents the complete bakery lock. The view in memory for a system with n bakery locks are:

```
bakery_lock section start
|----|
| `bakery_info_t`| <-- Lock_0 per-CPU field
   Lock_0
          1
                   for CPU0
|----|
| `bakery_info_t`| <-- Lock_1 per-CPU field
   Lock_1 |
                 for CPU0
|----|
 `bakery_info_t`| <-- Lock_N per-CPU field
   Lock_N |
                   for CPU0
   XXXXX
| Padding to
| next Cache WB | <--- Calculate PERCPU_BAKERY_LOCK_SIZE, allocate
                  continuous memory for remaining CPUs.
| Granule |
| `bakery_info_t`| <-- Lock_0 per-CPU field
   Lock_0 | for CPU1
| `bakery_info_t`| <-- Lock_1 per-CPU field
  Lock_1 |
                 for CPU1
|----|
|----|
| `bakery_info_t`| <-- Lock_N per-CPU field
                   for CPU1
  Lock_N |
```

```
| XXXXX |
| Padding to |
| next Cache WB |
| Granule |
```

Consider a system of 2 CPUs with 'N' bakery locks as shown above. For an operation on Lock\_N, the corresponding bakery\_info\_t in both CPU0 and CPU1 bakery\_lock section need to be fetched and appropriate cache operations need to be performed for each access.

On Arm Platforms, bakery locks are used in psci (psci\_locks) and power controller driver (arm\_lock).

### Non Functional Impact of removing coherent memory

Removal of the coherent memory region leads to the additional software overhead of performing cache maintenance for the affected data structures. However, since the memory where the data structures are allocated is cacheable, the overhead is mostly mitigated by an increase in performance.

There is however a performance impact for bakery locks, due to:

- · Additional cache maintenance operations, and
- Multiple cache line reads for each lock operation, since the bakery locks for each CPU are distributed across different cache lines.

The implementation has been optimized to minimize this additional overhead. Measurements indicate that when bakery locks are allocated in Normal memory, the minimum latency of acquiring a lock is on an average 3-4 micro seconds whereas in Device memory the same is 2 micro seconds. The measurements were done on the Juno Arm development platform.

As mentioned earlier, almost a page of memory can be saved by disabling USE\_COHERENT\_MEM. Each platform needs to consider these trade-offs to decide whether coherent memory should be used. If a platform disables USE\_COHERENT\_MEM and needs to use bakery locks in the porting layer, it can optionally define macro PLAT\_PERCPU\_BAKERY\_LOCK\_SIZE (see the *Porting Guide*). Refer to the reference platform code for examples.

# 5.4.13 Isolating code and read-only data on separate memory pages

In the Armv8-A VMSA, translation table entries include fields that define the properties of the target memory region, such as its access permissions. The smallest unit of memory that can be addressed by a translation table entry is a memory page. Therefore, if software needs to set different permissions on two memory regions then it needs to map them using different memory pages.

The default memory layout for each BL image is as follows:

**Note:** The 2KB alignment for the exception vectors is an architectural requirement.

The read-write data start on a new memory page so that they can be mapped with read-write permissions, whereas the code and read-only data below are configured as read-only.

However, the read-only data are not aligned on a page boundary. They are contiguous to the code. Therefore, the end of the code section and the beginning of the read-only data one might share a memory page. This forces both to be mapped with the same memory attributes. As the code needs to be executable, this means that the read-only data stored on the same memory page as the code are executable as well. This could potentially be exploited as part of a security attack.

TF provides the build flag SEPARATE\_CODE\_AND\_RODATA to isolate the code and read-only data on separate memory pages. This in turn allows independent control of the access permissions for the code and read-only data. In this case, platform code gets a finer-grained view of the image layout and can appropriately map the code region as executable and the read-only data as execute-never.

This has an impact on memory footprint, as padding bytes need to be introduced between the code and read-only data to ensure the segregation of the two. To limit the memory cost, this flag also changes the memory layout such that the code and exception vectors are now contiguous, like so:

With this more condensed memory layout, the separation of read-only data will add zero or one page to the memory footprint of each BL image. Each platform should consider the trade-off between memory footprint and security.

This build flag is disabled by default, minimising memory footprint. On Arm platforms, it is enabled.

## 5.4.14 Publish and Subscribe Framework

The Publish and Subscribe Framework allows EL3 components to define and publish events, to which other EL3 components can subscribe.

The following macros are provided by the framework:

- REGISTER\_PUBSUB\_EVENT(event): Defines an event, and takes one argument, the event name, which must be a valid C identifier. All calls to REGISTER\_PUBSUB\_EVENT macro must be placed in the file pubsub\_events.h.
- PUBLISH\_EVENT\_ARG(event, arg): Publishes a defined event, by iterating subscribed handlers and calling them in turn. The handlers will be passed the parameter arg. The expected use-case is to broadcast an event.
- PUBLISH\_EVENT(event): Like PUBLISH\_EVENT\_ARG, except that the value NULL is passed to subscribed handlers.
- SUBSCRIBE\_TO\_EVENT(event, handler): Registers the handler to subscribe to event. The handler will be executed whenever the event is published.
- for\_each\_subscriber(event, subscriber): Iterates through all handlers subscribed for event. subscriber must be a local variable of type pubsub\_cb\_t \*, and will point to each subscribed handler in turn during iteration. This macro can be used for those patterns that none of the PUBLISH\_EVENT\_\*() macros cover.

Publishing an event that wasn't defined using REGISTER\_PUBSUB\_EVENT will result in build error. Subscribing to an undefined event however won't.

Subscribed handlers must be of type pubsub\_cb\_t, with following function signature:

```
typedef void* (*pubsub_cb_t)(const void *arg);
```

There may be arbitrary number of handlers registered to the same event. The order in which subscribed handlers are notified when that event is published is not defined. Subscribed handlers may be executed in any order; handlers should not assume any relative ordering amongst them.

Publishing an event on a PE will result in subscribed handlers executing on that PE only; it won't cause handlers to execute on a different PE.

Note that publishing an event on a PE blocks until all the subscribed handlers finish executing on the PE.

TF-A generic code publishes and subscribes to some events within. Platform ports are discouraged from subscribing to them. These events may be withdrawn, renamed, or have their semantics altered in the future. Platforms may however register, publish, and subscribe to platform-specific events.

### **Publish and Subscribe Example**

A publisher that wants to publish event foo would:

• Define the event foo in the pubsub\_events.h.

```
REGISTER_PUBSUB_EVENT(foo);
```

• Depending on the nature of event, use one of PUBLISH\_EVENT\_\*() macros to publish the event at the appropriate path and time of execution.

A subscriber that wants to subscribe to event foo published above would implement:

```
void *foo_handler(const void *arg)
{
```

```
void *result;

/* Do handling ... */

return result;
}
SUBSCRIBE_TO_EVENT(foo, foo_handler);
```

## Reclaiming the BL31 initialization code

A significant amount of the code used for the initialization of BL31 is never needed again after boot time. In order to reduce the runtime memory footprint, the memory used for this code can be reclaimed after initialization has finished and be used for runtime data.

The build option RECLAIM\_INIT\_CODE can be set to mark this boot time code with a .text.init.\* attribute which can be filtered and placed suitably within the BL image for later reclamation by the platform. The platform can specify the filter and the memory region for this init section in BL31 via the plat.ld.S linker script. For example, on the FVP, this section is placed overlapping the secondary CPU stacks so that after the cold boot is done, this memory can be reclaimed for the stacks. The init memory section is initially mapped with RO, EXECUTE attributes. After BL31 initialization has completed, the FVP changes the attributes of this section to RW, EXECUTE\_NEVER allowing it to be used for runtime data. The memory attributes are changed within the bl31\_plat\_runtime\_setup platform hook. The init section section can be reclaimed for any data which is accessed after cold boot initialization and it is upto the platform to make the decision.

#### 5.4.15 Performance Measurement Framework

The Performance Measurement Framework (PMF) facilitates collection of timestamps by registered services and provides interfaces to retrieve them from within TF-A. A platform can choose to expose appropriate SMCs to retrieve these collected timestamps.

By default, the global physical counter is used for the timestamp value and is read via CNTPCT\_EL0. The framework allows to retrieve timestamps captured by other CPUs.

#### **Timestamp identifier format**

A PMF timestamp is uniquely identified across the system via the timestamp ID or tid. The tid is composed as follows:

```
Bits 0-7: The local timestamp identifier.
Bits 8-9: Reserved.
Bits 10-15: The service identifier.
Bits 16-31: Reserved.
```

- 1. The service identifier. Each PMF service is identified by a service name and a service identifier. Both the service name and identifier are unique within the system as a whole.
- 2. The local timestamp identifier. This identifier is unique within a given service.

## Registering a PMF service

To register a PMF service, the PMF\_REGISTER\_SERVICE() macro from pmf.h is used. The arguments required are the service name, the service ID, the total number of local timestamps to be captured and a set of flags.

The flags field can be specified as a bitwise-OR of the following values:

```
PMF_STORE_ENABLE: The timestamp is stored in memory for later retrieval. PMF_DUMP_ENABLE: The timestamp is dumped on the serial console.
```

The PMF\_REGISTER\_SERVICE() reserves memory to store captured timestamps in a PMF specific linker section at build time. Additionally, it defines necessary functions to capture and retrieve a particular timestamp for the given service at runtime.

The macro PMF\_REGISTER\_SERVICE() only enables capturing PMF timestamps from within TF-A. In order to retrieve timestamps from outside of TF-A, the PMF\_REGISTER\_SERVICE\_SMC() macro must be used instead. This macro accepts the same set of arguments as the PMF\_REGISTER\_SERVICE() macro but additionally supports retrieving timestamps using SMCs.

## Capturing a timestamp

PMF timestamps are stored in a per-service timestamp region. On a system with multiple CPUs, each timestamp is captured and stored in a per-CPU cache line aligned memory region.

Having registered the service, the PMF\_CAPTURE\_TIMESTAMP() macro can be used to capture a timestamp at the location where it is used. The macro takes the service name, a local timestamp identifier and a flag as arguments.

The flags field argument can be zero, or PMF\_CACHE\_MAINT which instructs PMF to do cache maintenance following the capture. Cache maintenance is required if any of the service's timestamps are captured with data cache disabled.

To capture a timestamp in assembly code, the caller should use pmf\_calc\_timestamp\_addr macro (defined in pmf\_asm\_macros.S) to calculate the address of where the timestamp would be stored. The caller should then read CNTPCT\_ELO register to obtain the timestamp and store it at the determined address for later retrieval.

#### Retrieving a timestamp

From within TF-A, timestamps for individual CPUs can be retrieved using either PMF\_GET\_TIMESTAMP\_BY\_MPIDR() or PMF\_GET\_TIMESTAMP\_BY\_INDEX() macros. These macros accept the CPU's MPIDR value, or its ordinal position respectively.

From outside TF-A, timestamps for individual CPUs can be retrieved by calling into pmf\_smc\_handler().

the SMC. In that case, service specific cache maintenance may be required to ensure the updated copy of the timestamp is returned.

x3: A flags value that is either 0 or `PMF\_CACHE\_MAINT`. If `PMF\_CACHE\_MAINT` is passed, then the PMF code will perform a cache invalidate before reading the timestamp. This ensures an updated copy is returned.

The remaining arguments, x4, cookie, handle and flags are unused in this implementation.

#### PMF code structure

- 1. pmf\_main.c consists of core functions that implement service registration, initialization, storing, dumping and retrieving timestamps.
- 2. pmf\_smc.c contains the SMC handling for registered PMF services.
- 3. pmf.h contains the public interface to Performance Measurement Framework.
- 4. pmf\_asm\_macros.S consists of macros to facilitate capturing timestamps in assembly code.
- 5. pmf\_helpers.h is an internal header used by pmf.h.

### 5.4.16 Army8-A Architecture Extensions

TF-A makes use of Armv8-A Architecture Extensions where applicable. This section lists the usage of Architecture Extensions, and build flags controlling them.

In general, and unless individually mentioned, the build options ARM\_ARCH\_MAJOR and ARM\_ARCH\_MINOR select the Architecture Extension to target when building TF-A. Subsequent Arm Architecture Extensions are backward compatible with previous versions.

The build system only requires that ARM\_ARCH\_MAJOR and ARM\_ARCH\_MINOR have a valid numeric value. These build options only control whether or not Architecture Extension-specific code is included in the build. Otherwise, TF-A targets the base Armv8.0-A architecture; i.e. as if ARM\_ARCH\_MAJOR == 8 and ARM\_ARCH\_MINOR == 0, which are also their respective default values.

#### See also:

## **Build Options**

For details on the Architecture Extension and available features, please refer to the respective Architecture Extension Supplement.

#### Armv8.1-A

This Architecture Extension is targeted when  $ARM\_ARCH\_MAJOR >= 8$ , or when  $ARM\_ARCH\_MAJOR == 8$  and  $ARM\_ARCH\_MINOR >= 1$ .

• By default, a load-/store-exclusive instruction pair is used to implement spinlocks. The USE\_SPINLOCK\_CAS build option when set to 1 selects the spinlock implementation using the ARMv8.1-LSE Compare and Swap instruction. Notice this instruction is only available in AArch64 execution state, so the option is only available to AArch64 builds.

### Armv8.2-A

• The presence of ARMv8.2-TTCNP is detected at runtime. When it is present, the Common not Private (TTBRn\_ELx.CnP) bit is enabled to indicate that multiple Processing Elements in the same Inner Shareable domain use the same translation table entries for a given stage of translation for a particular translation regime.

#### Armv8.3-A

• Pointer authentication features of Armv8.3-A are unconditionally enabled in the Non-secure world so that lower ELs are allowed to use them without causing a trap to EL3.

In order to enable the Secure world to use it, CTX\_INCLUDE\_PAUTH\_REGS must be set to 1. This will add all pointer authentication system registers to the context that is saved when doing a world switch.

The TF-A itself has support for pointer authentication at runtime that can be enabled by setting BRANCH\_PROTECTION option to non-zero and CTX\_INCLUDE\_PAUTH\_REGS to 1. This enables pointer authentication in BL1, BL2, BL31, and the TSP if it is used.

These options are experimental features.

Note that Pointer Authentication is enabled for Non-secure world irrespective of the value of these build flags if the CPU supports it.

If ARM\_ARCH\_MAJOR == 8 and ARM\_ARCH\_MINOR >= 3 the code footprint of enabling PAuth is lower because the compiler will use the optimized PAuth instructions rather than the backwards-compatible ones.

#### Armv8.5-A

- Branch Target Identification feature is selected by BRANCH\_PROTECTION option set to 1. This option defaults to 0 and this is an experimental feature.
- Memory Tagging Extension feature is unconditionally enabled for both worlds (at EL0 and S-EL0) if it is only supported at EL0. If instead it is implemented at all ELs, it is unconditionally enabled for only the normal world. To enable it for the secure world as well, the build option CTX\_INCLUDE\_MTE\_REGS is required. If the hardware does not implement MTE support at all, it is always disabled, no matter what build options are used.

#### Armv7-A

This Architecture Extension is targeted when  $ARM\_ARCH\_MAJOR == 7$ .

There are several Armv7-A extensions available. Obviously the TrustZone extension is mandatory to support the TF-A bootloader and runtime services.

Platform implementing an Armv7-A system can to define from its target Cortex-A architecture through ARM\_CORTEX\_A<X> = yes in their platform.mk script. For example ARM\_CORTEX\_A15=yes for a Cortex-A15 target.

Platform can also set ARM\_WITH\_NEON=yes to enable neon support. Note that using neon at runtime has constraints on non secure world context. TF-A does not yet provide VFP context management.

Directive ARM\_CORTEX\_A<x> and ARM\_WITH\_NEON are used to set the toolchain target architecture directive.

Platform may choose to not define straight the toolchain target architecture directive by defining MARCH32\_DIRECTIVE. I.e:

MARCH32\_DIRECTIVE := -mach=armv7-a

## 5.4.17 Code Structure

TF-A code is logically divided between the three boot loader stages mentioned in the previous sections. The code is also divided into the following categories (present as directories in the source code):

- Platform specific. Choice of architecture specific code depends upon the platform.
- Common code. This is platform and architecture agnostic code.
- **Library code.** This code comprises of functionality commonly used by all other code. The PSCI implementation and other EL3 runtime frameworks reside as Library components.
- Stage specific. Code specific to a boot stage.
- · Drivers.
- **Services.** EL3 runtime services (eg: SPD). Specific SPD services reside in the services/spd directory (e.g. services/spd/tspd).

Each boot loader stage uses code from one or more of the above mentioned categories. Based upon the above, the code layout looks like this:

Directory	Used by BL1?	Used by BL2?	Used by BL31?
bl1	Yes	No	No
b12	No	Yes	No
bl31	No	No	Yes
plat	Yes	Yes	Yes
drivers	Yes	No	Yes
common	Yes	Yes	Yes
lib	Yes	Yes	Yes
services	No	No	Yes

The build system provides a non configurable build option  $IMAGE\_BLx$  for each boot loader stage (where x = BL stage). e.g. for BL1,  $IMAGE\_BL1$  will be defined by the build system. This enables TF-A to compile certain code only for specific boot loader stages

All assembler files have the .S extension. The linker source files for each boot stage have the extension .1d.S. These are processed by GCC to create the linker scripts which have the extension .1d.

FDTs provide a description of the hardware platform and are used by the Linux kernel at boot time. These can be found in the fdts directory.

#### References

- Trusted Board Boot Requirements CLIENT (TBBR-CLIENT) Armv8-A (ARM DEN0006D)
- Power State Coordination Interface PDD
- SMC Calling Convention
- Interrupt Management Framework

Copyright (c) 2013-2020, Arm Limited and Contributors. All rights reserved.

# 5.5 Interrupt Management Framework

This framework is responsible for managing interrupts routed to EL3. It also allows EL3 software to configure the interrupt routing behavior. Its main objective is to implement the following two requirements.

- 1. It should be possible to route interrupts meant to be handled by secure software (Secure interrupts) to EL3, when execution is in non-secure state (normal world). The framework should then take care of handing control of the interrupt to either software in EL3 or Secure-EL1 depending upon the software configuration and the GIC implementation. This requirement ensures that secure interrupts are under the control of the secure software with respect to their delivery and handling without the possibility of intervention from non-secure software.
- 2. It should be possible to route interrupts meant to be handled by non-secure software (Non-secure interrupts) to the last executed exception level in the normal world when the execution is in secure world at exception levels lower than EL3. This could be done with or without the knowledge of software executing in Secure-EL1/Secure-EL0. The choice of approach should be governed by the secure software. This requirement ensures that non-secure software is able to execute in tandem with the secure software without overriding it.

## 5.5.1 Concepts

## Interrupt types

The framework categorises an interrupt to be one of the following depending upon the exception level(s) it is handled in.

- 1. Secure EL1 interrupt. This type of interrupt can be routed to EL3 or Secure-EL1 depending upon the security state of the current execution context. It is always handled in Secure-EL1.
- 2. Non-secure interrupt. This type of interrupt can be routed to EL3, Secure-EL1, Non-secure EL1 or EL2 depending upon the security state of the current execution context. It is always handled in either Non-secure EL1 or EL2.
- 3. EL3 interrupt. This type of interrupt can be routed to EL3 or Secure-EL1 depending upon the security state of the current execution context. It is always handled in EL3.

The following constants define the various interrupt types in the framework implementation.

```
#define INTR_TYPE_S_EL1 0
#define INTR_TYPE_EL3 1
#define INTR_TYPE_NS 2
```

## **Routing model**

A type of interrupt can be either generated as an FIQ or an IRQ. The target exception level of an interrupt type is configured through the FIQ and IRQ bits in the Secure Configuration Register at EL3 (SCR\_EL3.FIQ and SCR\_EL3. IRQ bits). When SCR\_EL3.FIQ=1, FIQs are routed to EL3. Otherwise they are routed to the First Exception Level (FEL) capable of handling interrupts. When SCR\_EL3.IRQ=1, IRQs are routed to EL3. Otherwise they are routed to the FEL. This register is configured independently by EL3 software for each security state prior to entry into a lower exception level in that security state.

A routing model for a type of interrupt (generated as FIQ or IRQ) is defined as its target exception level for each security state. It is represented by a single bit for each security state. A value of 0 means that the interrupt should be routed to the FEL. A value of 1 means that the interrupt should be routed to EL3. A routing model is applicable only when execution is not in EL3.

The default routing model for an interrupt type is to route it to the FEL in either security state.

## Valid routing models

The framework considers certain routing models for each type of interrupt to be incorrect as they conflict with the requirements mentioned in Section 1. The following sub-sections describe all the possible routing models and specify which ones are valid or invalid. EL3 interrupts are currently supported only for GIC version 3.0 (Arm GICv3) and only the Secure-EL1 and Non-secure interrupt types are supported for GIC version 2.0 (Arm GICv2) (see *Assumptions in Interrupt Management Framework*). The terminology used in the following sub-sections is explained below.

- 1. CSS. Current Security State. 0 when secure and 1 when non-secure
- 2. **TEL3**. Target Exception Level 3. **0** when targeted to the FEL. 1 when targeted to EL3.

## Secure-EL1 interrupts

- 1. **CSS=0, TEL3=0**. Interrupt is routed to the FEL when execution is in secure state. This is a valid routing model as secure software is in control of handling secure interrupts.
- 2. **CSS=0, TEL3=1**. Interrupt is routed to EL3 when execution is in secure state. This is a valid routing model as secure software in EL3 can handover the interrupt to Secure-EL1 for handling.
- 3. **CSS=1, TEL3=0**. Interrupt is routed to the FEL when execution is in non-secure state. This is an invalid routing model as a secure interrupt is not visible to the secure software which violates the motivation behind the Arm Security Extensions.
- 4. **CSS=1, TEL3=1**. Interrupt is routed to EL3 when execution is in non-secure state. This is a valid routing model as secure software in EL3 can handover the interrupt to Secure-EL1 for handling.

#### Non-secure interrupts

- 1. **CSS=0, TEL3=0**. Interrupt is routed to the FEL when execution is in secure state. This allows the secure software to trap non-secure interrupts, perform its book-keeping and hand the interrupt to the non-secure software through EL3. This is a valid routing model as secure software is in control of how its execution is preempted by non-secure interrupts.
- 2. **CSS=0, TEL3=1**. Interrupt is routed to EL3 when execution is in secure state. This is a valid routing model as secure software in EL3 can save the state of software in Secure-EL1/Secure-EL0 before handing the interrupt to non-secure software. This model requires additional coordination between Secure-EL1 and EL3 software to ensure that the former's state is correctly saved by the latter.
- 3. **CSS=1, TEL3=0**. Interrupt is routed to FEL when execution is in non-secure state. This is a valid routing model as a non-secure interrupt is handled by non-secure software.
- 4. **CSS=1, TEL3=1**. Interrupt is routed to EL3 when execution is in non-secure state. This is an invalid routing model as there is no valid reason to route the interrupt to EL3 software and then hand it back to non-secure software for handling.

## **EL3 interrupts**

- 1. **CSS=0, TEL3=0**. Interrupt is routed to the FEL when execution is in Secure-EL1/Secure-EL0. This is a valid routing model as secure software in Secure-EL1/Secure-EL0 is in control of how its execution is preempted by EL3 interrupt and can handover the interrupt to EL3 for handling.
  - However, when EL3\_EXCEPTION\_HANDLING is 1, this routing model is invalid as EL3 interrupts are unconditionally routed to EL3, and EL3 interrupts will always preempt Secure EL1/EL0 execution. See *exception handling* documentation.
- 2. **CSS=0**, **TEL3=1**. Interrupt is routed to EL3 when execution is in Secure-EL1/Secure-EL0. This is a valid routing model as secure software in EL3 can handle the interrupt.
- 3. **CSS=1, TEL3=0**. Interrupt is routed to the FEL when execution is in non-secure state. This is an invalid routing model as a secure interrupt is not visible to the secure software which violates the motivation behind the Arm Security Extensions.
- 4. **CSS=1**, **TEL3=1**. Interrupt is routed to EL3 when execution is in non-secure state. This is a valid routing model as secure software in EL3 can handle the interrupt.

## Mapping of interrupt type to signal

The framework is meant to work with any interrupt controller implemented by a platform. A interrupt controller could generate a type of interrupt as either an FIQ or IRQ signal to the CPU depending upon the current security state. The mapping between the type and signal is known only to the platform. The framework uses this information to determine whether the IRQ or the FIQ bit should be programmed in SCR\_EL3 while applying the routing model for a type of interrupt. The platform provides this information through the plat\_interrupt\_type\_to\_line() API (described in the *Porting Guide*). For example, on the FVP port when the platform uses an Arm GICv2 interrupt controller, Secure-EL1 interrupts are signaled through the FIQ signal while Non-secure interrupts are signaled through the IRQ signal. This applies when execution is in either security state.

#### Effect of mapping of several interrupt types to one signal

It should be noted that if more than one interrupt type maps to a single interrupt signal, and if any one of the interrupt type sets **TEL3=1** for a particular security state, then interrupt signal will be routed to EL3 when in that security state. This means that all the other interrupt types using the same interrupt signal will be forced to the same routing model. This should be borne in mind when choosing the routing model for an interrupt type.

For example, in Arm GICv3, when the execution context is Secure-EL1/ Secure-EL0, both the EL3 and the non secure interrupt types map to the FIQ signal. So if either one of the interrupt type sets the routing model so that **TEL3=1** when **CSS=0**, the FIQ bit in SCR\_EL3 will be programmed to route the FIQ signal to EL3 when executing in Secure-EL1/Secure-EL0, thereby effectively routing the other interrupt type also to EL3.

# **5.5.2 Assumptions in Interrupt Management Framework**

The framework makes the following assumptions to simplify its implementation.

- 1. Although the framework has support for 2 types of secure interrupts (EL3 and Secure-EL1 interrupt), only interrupt controller architectures like Arm GICv3 has architectural support for EL3 interrupts in the form of Group 0 interrupts. In Arm GICv2, all secure interrupts are assumed to be handled in Secure-EL1. They can be delivered to Secure-EL1 via EL3 but they cannot be handled in EL3.
- 2. Interrupt exceptions (PSTATE. I and F bits) are masked during execution in EL3.

- 3. Interrupt management: the following sections describe how interrupts are managed by the interrupt handling framework. This entails:
  - 1. Providing an interface to allow registration of a handler and specification of the routing model for a type of interrupt.
  - 2. Implementing support to hand control of an interrupt type to its registered handler when the interrupt is generated.

Both aspects of interrupt management involve various components in the secure software stack spanning from EL3 to Secure-EL1. These components are described in the section *Software components*. The framework stores information associated with each type of interrupt in the following data structure.

```
typedef struct intr_type_desc {
    interrupt_type_handler_t handler;
    uint32_t flags;
    uint32_t scr_el3[2];
} intr_type_desc_t;
```

The flags field stores the routing model for the interrupt type in bits[1:0]. Bit[0] stores the routing model when execution is in the secure state. Bit[1] stores the routing model when execution is in the non-secure state. As mentioned in Section *Routing model*, a value of 0 implies that the interrupt should be targeted to the FEL. A value of 1 implies that it should be targeted to EL3. The remaining bits are reserved and SBZ. The helper macro set\_interrupt\_rm\_flag() should be used to set the bits in the flags parameter.

The scr\_el3[2] field also stores the routing model but as a mapping of the model in the flags field to the corresponding bit in the SCR\_EL3 for each security state.

The framework also depends upon the platform port to configure the interrupt controller to distinguish between secure and non-secure interrupts. The platform is expected to be aware of the secure devices present in the system and their associated interrupt numbers. It should configure the interrupt controller to enable the secure interrupts, ensure that their priority is always higher than the non-secure interrupts and target them to the primary CPU. It should also export the interface described in the *Porting Guide* to enable handling of interrupts.

In the remainder of this document, for the sake of simplicity a Arm GICv2 system is considered and it is assumed that the FIQ signal is used to generate Secure-EL1 interrupts and the IRQ signal is used to generate non-secure interrupts in either security state. EL3 interrupts are not considered.

### 5.5.3 Software components

Roles and responsibilities for interrupt management are sub-divided between the following components of software running in EL3 and Secure-EL1. Each component is briefly described below.

- 1. EL3 Runtime Firmware. This component is common to all ports of TF-A.
- 2. Secure Payload Dispatcher (SPD) service. This service interfaces with the Secure Payload (SP) software which runs in Secure-EL1/Secure-EL0 and is responsible for switching execution between secure and non-secure states. A switch is triggered by a Secure Monitor Call and it uses the APIs exported by the Context management library to implement this functionality. Switching execution between the two security states is a requirement for interrupt management as well. This results in a significant dependency on the SPD service. TF-A implements an example Test Secure Payload Dispatcher (TSPD) service.
  - An SPD service plugs into the EL3 runtime firmware and could be common to some ports of TF-A.
- 3. Secure Payload (SP). On a production system, the Secure Payload corresponds to a Secure OS which runs in Secure-EL1/Secure-EL0. It interfaces with the SPD service to manage communication with non-secure software. TF-A implements an example secure payload called Test Secure Payload (TSP) which runs only in Secure-EL1.
  - A Secure payload implementation could be common to some ports of TF-A, just like the SPD service.

# 5.5.4 Interrupt registration

This section describes in detail the role of each software component (see *Software components*) during the registration of a handler for an interrupt type.

#### **EL3** runtime firmware

This component declares the following prototype for a handler of an interrupt type.

The id is parameter is reserved and could be used in the future for passing the interrupt id of the highest pending interrupt only if there is a foolproof way of determining the id. Currently it contains INTR\_ID\_UNAVAILABLE.

The flags parameter contains miscellaneous information as follows.

- 1. Security state, bit[0]. This bit indicates the security state of the lower exception level when the interrupt was generated. A value of 1 means that it was in the non-secure state. A value of 0 indicates that it was in the secure state. This bit can be used by the handler to ensure that interrupt was generated and routed as per the routing model specified during registration.
- 2. Reserved, bits[31:1]. The remaining bits are reserved for future use.

The handle parameter points to the cpu\_context structure of the current CPU for the security state specified in the flags parameter.

Once the handler routine completes, execution will return to either the secure or non-secure state. The handler routine must return a pointer to cpu\_context structure of the current CPU for the target security state. On AArch64, this return value is currently ignored by the caller as the appropriate cpu\_context to be used is expected to be set by the handler via the context management library APIs. A portable interrupt handler implementation must set the target context both in the structure pointed to by the returned pointer and via the context management library APIs. The handler should treat all error conditions as critical errors and take appropriate action within its implementation e.g. use assertion failures.

The runtime firmware provides the following API for registering a handler for a particular type of interrupt. A Secure Payload Dispatcher service should use this API to register a handler for Secure-EL1 and optionally for non-secure interrupts. This API also requires the caller to specify the routing model for the type of interrupt.

The type parameter can be one of the three interrupt types listed above i.e. INTR\_TYPE\_S\_EL1, INTR\_TYPE\_NS & INTR\_TYPE\_EL3. The flags parameter is as described in Section 2.

The function will return 0 upon a successful registration. It will return -EALREADY in case a handler for the interrupt type has already been registered. If the type is unrecognised or the flags or the handler are invalid it will return -EINVAL.

Interrupt routing is governed by the configuration of the SCR\_EL3.FIQ/IRQ bits prior to entry into a lower exception level in either security state. The context management library maintains a copy of the SCR\_EL3 system register for each security state in the cpu\_context structure of each CPU. It exports the following APIs to let EL3 Runtime Firmware program and retrieve the routing model for each security state for the current CPU. The value of SCR\_EL3 stored in the cpu\_context is used by the el3\_exit() function to program the SCR\_EL3 register prior to returning from the EL3 exception level.

cm\_get\_scr\_el3() returns the value of the SCR\_EL3 register for the specified security state of the current CPU. cm\_write\_scr\_el3\_bit() writes a 0 or 1 to the bit specified by bit\_pos. register\_interrupt\_type\_handler() invokes set\_routing\_model() API which programs the SCR\_EL3 according to the routing model using the cm\_get\_scr\_el3() and cm\_write\_scr\_el3\_bit() APIs.

It is worth noting that in the current implementation of the framework, the EL3 runtime firmware is responsible for programming the routing model. The SPD is responsible for ensuring that the routing model has been adhered to upon receiving an interrupt.

### Secure payload dispatcher

A SPD service is responsible for determining and maintaining the interrupt routing model supported by itself and the Secure Payload. It is also responsible for ferrying interrupts between secure and non-secure software depending upon the routing model. It could determine the routing model at build time or at runtime. It must use this information to register a handler for each interrupt type using the register\_interrupt\_type\_handler() API in EL3 runtime firmware.

If the routing model is not known to the SPD service at build time, then it must be provided by the SP as the result of its initialisation. The SPD should program the routing model only after SP initialisation has completed e.g. in the SPD initialisation function pointed to by the bl32\_init variable.

The SPD should determine the mechanism to pass control to the Secure Payload after receiving an interrupt from the EL3 runtime firmware. This information could either be provided to the SPD service at build time or by the SP at runtime.

## Test secure payload dispatcher behavior

**Note:** Where this document discusses TSP\_NS\_INTR\_ASYNC\_PREEMPT as being 1, the same results also apply when EL3\_EXCEPTION\_HANDLING is 1.

The TSPD only handles Secure-EL1 interrupts and is provided with the following routing model at build time.

- Secure-EL1 interrupts are routed to EL3 when execution is in non-secure state and are routed to the FEL when execution is in the secure state i.e CSS=0, TEL3=0 & CSS=1, TEL3=1 for Secure-EL1 interrupts
- When the build flag TSP\_NS\_INTR\_ASYNC\_PREEMPT is zero, the default routing model is used for non-secure interrupts. They are routed to the FEL in either security state i.e CSS=0, TEL3=0 & CSS=1, TEL3=0 for Non-secure interrupts.
- When the build flag TSP\_NS\_INTR\_ASYNC\_PREEMPT is defined to 1, then the non secure interrupts are routed to EL3 when execution is in secure state i.e CSS=0, TEL3=1 for non-secure interrupts. This effectively preempts Secure-EL1. The default routing model is used for non secure interrupts in non-secure state. i.e CSS=1, TEL3=0.

It performs the following actions in the tspd\_init() function to fulfill the requirements mentioned earlier.

1. It passes control to the Test Secure Payload to perform its initialisation. The TSP provides the address of the vector table tsp\_vectors in the SP which also includes the handler for Secure-EL1 interrupts in the sel1\_intr\_entry field. The TSPD passes control to the TSP at this address when it receives a Secure-EL1 interrupt.

The handover agreement between the TSP and the TSPD requires that the TSPD masks all interrupts (PSTATE. DAIF bits) when it calls tsp\_sel1\_intr\_entry(). The TSP has to preserve the callee saved general purpose, SP\_EL1/Secure-EL0, LR, VFP and system registers. It can use x0-x18 to enable its C runtime.

2. The TSPD implements a handler function for Secure-EL1 interrupts. This function is registered with the EL3 runtime firmware using the register\_interrupt\_type\_handler() API as follows

3. When the build flag TSP\_NS\_INTR\_ASYNC\_PREEMPT is defined to 1, the TSPD implements a handler function for non-secure interrupts. This function is registered with the EL3 runtime firmware using the register\_interrupt\_type\_handler() API as follows

### Secure payload

A Secure Payload must implement an interrupt handling framework at Secure-EL1 (Secure-EL1 IHF) to support its chosen interrupt routing model. Secure payload execution will alternate between the below cases.

- 1. In the code where IRQ, FIQ or both interrupts are enabled, if an interrupt type is targeted to the FEL, then it will be routed to the Secure-EL1 exception vector table. This is defined as the **asynchronous mode** of handling interrupts. This mode applies to both Secure-EL1 and non-secure interrupts.
- 2. In the code where both interrupts are disabled, if an interrupt type is targeted to the FEL, then execution will eventually migrate to the non-secure state. Any non-secure interrupts will be handled as described in the routing model where CSS=1 and TEL3=0. Secure-EL1 interrupts will be routed to EL3 (as per the routing model where CSS=1 and TEL3=1) where the SPD service will hand them to the SP. This is defined as the synchronous mode of handling interrupts.

The interrupt handling framework implemented by the SP should support one or both these interrupt handling models depending upon the chosen routing model.

The following list briefly describes how the choice of a valid routing model (see *Valid routing models*) effects the implementation of the Secure-EL1 IHF. If the choice of the interrupt routing model is not known to the SPD service at compile time, then the SP should pass this information to the SPD service at runtime during its initialisation phase.

As mentioned earlier, an Arm GICv2 system is considered and it is assumed that the FIQ signal is used to generate Secure-EL1 interrupts and the IRQ signal is used to generate non-secure interrupts in either security state.

### Secure payload IHF design w.r.t secure-EL1 interrupts

- 1. **CSS=0**, **TEL3=0**. If PSTATE.F=0, Secure-EL1 interrupts will be triggered at one of the Secure-EL1 FIQ exception vectors. The Secure-EL1 IHF should implement support for handling FIQ interrupts asynchronously.
  - If PSTATE.F=1 then Secure-EL1 interrupts will be handled as per the synchronous interrupt handling model. The SP could implement this scenario by exporting a separate entrypoint for Secure-EL1 interrupts to the SPD service during the registration phase. The SPD service would also need to know the state of the system, general purpose and the PSTATE registers in which it should arrange to return execution to the SP. The SP should provide this information in an implementation defined way during the registration phase if it is not known to the SPD service at build time.
- 2. **CSS=1**, **TEL3=1**. Interrupts are routed to EL3 when execution is in non-secure state. They should be handled through the synchronous interrupt handling model as described in 1. above.
- 3. **CSS=0, TEL3=1**. Secure-EL1 interrupts are routed to EL3 when execution is in secure state. They will not be visible to the SP. The PSTATE.F bit in Secure-EL1/Secure-EL0 will not mask FIQs. The EL3 runtime firmware will call the handler registered by the SPD service for Secure-EL1 interrupts. Secure-EL1 IHF should then handle all Secure-EL1 interrupt through the synchronous interrupt handling model described in 1. above.

#### Secure payload IHF design w.r.t non-secure interrupts

- 1. **CSS=0, TEL3=0**. If PSTATE.I=0, non-secure interrupts will be triggered at one of the Secure-EL1 IRQ exception vectors. The Secure-EL1 IHF should co-ordinate with the SPD service to transfer execution to the non-secure state where the interrupt should be handled e.g the SP could allocate a function identifier to issue a SMC64 or SMC32 to the SPD service which indicates that the SP execution has been preempted by a non-secure interrupt. If this function identifier is not known to the SPD service at compile time then the SP could provide it during the registration phase.
  - If PSTATE. I=1 then the non-secure interrupt will pend until execution resumes in the non-secure state.
- 2. **CSS=0, TEL3=1**. Non-secure interrupts are routed to EL3. They will not be visible to the SP. The PSTATE. I bit in Secure-EL1/Secure-EL0 will have not effect. The SPD service should register a non-secure interrupt handler which should save the SP state correctly and resume execution in the non-secure state where the interrupt will be handled. The Secure-EL1 IHF does not need to take any action.
- 3. **CSS=1, TEL3=0**. Non-secure interrupts are handled in the FEL in non-secure state (EL1/EL2) and are not visible to the SP. This routing model does not affect the SP behavior.

A Secure Payload must also ensure that all Secure-EL1 interrupts are correctly configured at the interrupt controller by the platform port of the EL3 runtime firmware. It should configure any additional Secure-EL1 interrupts which the EL3 runtime firmware is not aware of through its platform port.

### Test secure payload behavior

The routing model for Secure-EL1 and non-secure interrupts chosen by the TSP is described in Section *Secure Payload Dispatcher*. It is known to the TSPD service at build time.

The TSP implements an entrypoint (tsp\_sel1\_intr\_entry()) for handling Secure-EL1 interrupts taken in non-secure state and routed through the TSPD service (synchronous handling model). It passes the reference to this entry-point via tsp\_vectors to the TSPD service.

The TSP also replaces the default exception vector table referenced through the early\_exceptions variable, with a vector table capable of handling FIQ and IRQ exceptions taken at the same (Secure-EL1) exception level. This table is referenced through the tsp\_exceptions variable and programmed into the VBAR\_EL1. It caters for the asynchronous handling model.

The TSP also programs the Secure Physical Timer in the Arm Generic Timer block to raise a periodic interrupt (every half a second) for the purpose of testing interrupt management across all the software components listed in *Software components*.

# 5.5.5 Interrupt handling

This section describes in detail the role of each software component (see Section *Software components*) in handling an interrupt of a particular type.

### **EL3** runtime firmware

The EL3 runtime firmware populates the IRQ and FIQ exception vectors referenced by the runtime\_exceptions variable as follows.

- 1. IRQ and FIQ exceptions taken from the current exception level with SP\_EL0 or SP\_EL3 are reported as irrecoverable error conditions. As mentioned earlier, EL3 runtime firmware always executes with the PSTATE.I and PSTATE.F bits set.
- The following text describes how the IRQ and FIQ exceptions taken from a lower exception level using AArch64 or AArch32 are handled.

When an interrupt is generated, the vector for each interrupt type is responsible for:

- 1. Saving the entire general purpose register context (x0-x30) immediately upon exception entry. The registers are saved in the per-cpu cpu\_context data structure referenced by the SP\_EL3register.
- 2. Saving the ELR\_EL3, SP\_EL0 and SPSR\_EL3 system registers in the per-cpu cpu\_context data structure referenced by the SP\_EL3 register.
- 3. Switching to the C runtime stack by restoring the CTX\_RUNTIME\_SP value from the per-cpu cpu\_context data structure in SP\_EL0 and executing the msr spsel, #0 instruction.
- 4. Determining the type of interrupt. Secure-EL1 interrupts will be signaled at the FIQ vector. Non-secure interrupts will be signaled at the IRQ vector. The platform should implement the following API to determine the type of the pending interrupt.

```
uint32_t plat_ic_get_interrupt_type(void);
```

It should return either INTR\_TYPE\_S\_EL1 or INTR\_TYPE\_NS.

5. Determining the handler for the type of interrupt that has been generated. The following API has been added for this purpose.

```
interrupt_type_handler get_interrupt_type_handler(uint32_t interrupt_type);
```

It returns the reference to the registered handler for this interrupt type. The handler is retrieved from the intr\_type\_desc\_t structure as described in Section 2. NULL is returned if no handler has been registered for this type of interrupt. This scenario is reported as an irrecoverable error condition.

6. Calling the registered handler function for the interrupt type generated. The id parameter is set to INTR\_ID\_UNAVAILABLE currently. The id along with the current security state and a reference to the cpu\_context\_t structure for the current security state are passed to the handler function as its arguments.

The handler function returns a reference to the per-cpu cpu\_context\_t structure for the target security state.

7. Calling el3\_exit() to return from EL3 into a lower exception level in the security state determined by the handler routine. The el3\_exit() function is responsible for restoring the register context from the cpu\_context\_t data structure for the target security state.

## Secure payload dispatcher

### Interrupt entry

The SPD service begins handling an interrupt when the EL3 runtime firmware calls the handler function for that type of interrupt. The SPD service is responsible for the following:

- 1. Validating the interrupt. This involves ensuring that the interrupt was generated according to the interrupt routing model specified by the SPD service during registration. It should use the security state of the exception level (passed in the flags parameter of the handler) where the interrupt was taken from to determine this. If the interrupt is not recognised then the handler should treat it as an irrecoverable error condition.
  - An SPD service can register a handler for Secure-EL1 and/or Non-secure interrupts. A non-secure interrupt should never be routed to EL3 from from non-secure state. Also if a routing model is chosen where Secure-EL1 interrupts are routed to S-EL1 when execution is in Secure state, then a S-EL1 interrupt should never be routed to EL3 from secure state. The handler could use the security state flag to check this.
- 2. Determining whether a context switch is required. This depends upon the routing model and interrupt type. For non secure and S-EL1 interrupt, if the security state of the execution context where the interrupt was generated is not the same as the security state required for handling the interrupt, a context switch is required. The following 2 cases require a context switch from secure to non-secure or vice-versa:
  - 1. A Secure-EL1 interrupt taken from the non-secure state should be routed to the Secure Payload.
  - 2. A non-secure interrupt taken from the secure state should be routed to the last known non-secure exception level

The SPD service must save the system register context of the current security state. It must then restore the system register context of the target security state. It should use the cm\_set\_next\_eret\_context() API to ensure that the next cpu\_context to be restored is of the target security state.

If the target state is secure then execution should be handed to the SP as per the synchronous interrupt handling model it implements. A Secure-EL1 interrupt can be routed to EL3 while execution is in the SP. This implies that SP execution can be preempted while handling an interrupt by a another higher priority Secure-EL1 interrupt or a EL3 interrupt. The SPD service should be able to handle this preemption or manage secure interrupt priorities before handing control to the SP.

3. Setting the return value of the handler to the per-cpu cpu\_context if the interrupt has been successfully validated and ready to be handled at a lower exception level.

The routing model allows non-secure interrupts to interrupt Secure-EL1 when in secure state if it has been configured to do so. The SPD service and the SP should implement a mechanism for routing these interrupts to the last known exception level in the non-secure state. The former should save the SP context, restore the non-secure context and arrange for entry into the non-secure state so that the interrupt can be handled.

#### Interrupt exit


When the Secure Payload has finished handling a Secure-EL1 interrupt, it could return control back to the SPD service through a SMC32 or SMC64. The SPD service should handle this secure monitor call so that execution resumes in the exception level and the security state from where the Secure-EL1 interrupt was originally taken.

## Test secure payload dispatcher Secure-EL1 interrupt handling

The example TSPD service registers a handler for Secure-EL1 interrupts taken from the non-secure state. During execution in S-EL1, the TSPD expects that the Secure-EL1 interrupts are handled in S-EL1 by TSP. Its handler tspd\_secure\_el1\_interrupt\_handler() expects only to be invoked for Secure-EL1 originating from the non-secure state. It takes the following actions upon being invoked.

- 1. It uses the security state provided in the flags parameter to ensure that the secure interrupt originated from the non-secure state. It asserts if this is not the case.
- 2. It saves the system register context for the non-secure state by calling cm\_el1\_sysregs\_context\_save(NON\_SECURE);.
- 3. It sets the ELR\_EL3 system register to tsp\_sel1\_intr\_entry and sets the SPSR\_EL3.DAIF bits in the secure CPU context. It sets x0 to TSP\_HANDLE\_SEL1\_INTR\_AND\_RETURN. If the TSP was preempted earlier by a non secure interrupt during yielding SMC processing, save the registers that will be trashed, which is the ELR\_EL3 and SPSR\_EL3, in order to be able to re-enter TSP for Secure-EL1 interrupt processing. It does not need to save any other secure context since the TSP is expected to preserve it (see section *Test secure payload dispatcher behavior*).
- 4. It restores the system register context for the secure state by calling cm\_el1\_sysregs\_context\_restore(SECURE);.
- 5. It ensures that the secure CPU context is used to program the next exception return from EL3 by calling cm\_set\_next\_eret\_context(SECURE);.
- 6. It returns the per-cpu cpu\_context to indicate that the interrupt can now be handled by the SP. x1 is written with the value of elr\_el3 register for the non-secure state. This information is used by the SP for debugging purposes.

The figure below describes how the interrupt handling is implemented by the TSPD when a Secure-EL1 interrupt is generated when execution is in the non-secure state.



The TSP issues an SMC with TSP\_HANDLED\_S\_EL1\_INTR as the function identifier to signal completion of interrupt handling.

The TSPD service takes the following actions in tspd\_smc\_handler() function upon receiving an SMC with TSP\_HANDLED\_S\_EL1\_INTR as the function identifier:

- 1. It ensures that the call originated from the secure state otherwise execution returns to the non-secure state with SMC\_UNK in x0.
- 2. It restores the saved ELR\_EL3 and SPSR\_EL3 system registers back to the secure CPU context (see step 3 above) in case the TSP had been preempted by a non secure interrupt earlier.
- 3. It restores the system register context for the non-secure state by calling cm\_el1\_sysregs\_context\_restore(NON\_SECURE).
- 4. It ensures that the non-secure CPU context is used to program the next exception return from EL3 by calling cm\_set\_next\_eret\_context(NON\_SECURE).
- 5. tspd\_smc\_handler() returns a reference to the non-secure cpu\_context as the return value.

## Test secure payload dispatcher non-secure interrupt handling

The TSP in Secure-EL1 can be preempted by a non-secure interrupt during yielding SMC processing or by a higher priority EL3 interrupt during Secure-EL1 interrupt processing. When EL3\_EXCEPTION\_HANDLING is 0, only non-secure interrupts can cause preemption of TSP since there are no EL3 interrupts in the system. With EL3\_EXCEPTION\_HANDLING=1 however, any EL3 interrupt may preempt Secure execution.

It should be noted that while TSP is preempted, the TSPD only allows entry into the TSP either for Secure-EL1 interrupt handling or for resuming the preempted yielding SMC in response to the TSP\_FID\_RESUME SMC from the normal world. (See Section *Implication of preempted SMC on Non-Secure Software*).

The non-secure interrupt triggered in Secure-EL1 during yielding SMC processing can be routed to either EL3 or Secure-EL1 and is controlled by build option TSP\_NS\_INTR\_ASYNC\_PREEMPT (see Section *Test secure payload dispatcher behavior*). If the build option is set, the TSPD will set the routing model for the non-secure interrupt to be routed to EL3 from secure state i.e. **TEL3=1**, **CSS=0** and registers tspd\_ns\_interrupt\_handler() as the non-secure interrupt handler. The tspd\_ns\_interrupt\_handler() on being invoked ensures that the interrupt originated from the secure state and disables routing of non-secure interrupts from secure state to EL3. This is to prevent further preemption (by a non-secure interrupt) when TSP is reentered for handling Secure-EL1 interrupts that triggered while execution was in the normal world. The tspd\_ns\_interrupt\_handler() then invokes tspd\_handle\_sp\_preemption() for further handling.

If the TSP\_NS\_INTR\_ASYNC\_PREEMPT build option is zero (default), the default routing model for non-secure interrupt in secure state is in effect i.e. **TEL3=0**, **CSS=0**. During yielding SMC processing, the IRQ exceptions are unmasked i.e. PSTATE.I=0, and a non-secure interrupt will trigger at Secure-EL1 IRQ exception vector. The TSP saves the general purpose register context and issues an SMC with TSP\_PREEMPTED as the function identifier to signal preemption of TSP. The TSPD SMC handler, tspd\_smc\_handler(), ensures that the SMC call originated from the secure state otherwise execution returns to the non-secure state with SMC\_UNK in x0. It then invokes tspd\_handle\_sp\_preemption() for further handling.


The tspd\_handle\_sp\_preemption() takes the following actions upon being invoked:

- 1. It saves the system register context for the secure state by calling cm\_el1\_sysregs\_context\_save(SECURE).
- 2. It restores the system register context for the non-secure state by calling cm\_el1\_sysregs\_context\_restore(NON\_SECURE).
- 3. It ensures that the non-secure CPU context is used to program the next exception return from EL3 by calling cm\_set\_next\_eret\_context(NON\_SECURE).
- 4. SMC\_PREEMPTED is set in x0 and return to non secure state after restoring non secure context.

The Normal World is expected to resume the TSP after the yielding SMC preemption by issuing an SMC with TSP\_FID\_RESUME as the function identifier (see section *Implication of preempted SMC on Non-Secure Software*). The TSPD service takes the following actions in tspd\_smc\_handler() function upon receiving this SMC:

- 1. It ensures that the call originated from the non secure state. An assertion is raised otherwise.
- 2. Checks whether the TSP needs a resume i.e check if it was preempted. It then saves the system register context for the non-secure state by calling cm\_el1\_sysregs\_context\_save(NON\_SECURE).
- 3. Restores the secure context by calling cm\_el1\_sysregs\_context\_restore(SECURE)
- 4. It ensures that the secure CPU context is used to program the next exception return from EL3 by calling cm\_set\_next\_eret\_context(SECURE).
- 5. tspd\_smc\_handler() returns a reference to the secure cpu\_context as the return value.

The figure below describes how the TSP/TSPD handle a non-secure interrupt when it is generated during execution in the TSP with PSTATE. I = 0 when the TSP\_NS\_INTR\_ASYNC\_PREEMPT build flag is 0.



## Secure payload interrupt handling

The SP should implement one or both of the synchronous and asynchronous interrupt handling models depending upon the interrupt routing model it has chosen (as described in section *Secure Payload*).

In the synchronous model, it should begin handling a Secure-EL1 interrupt after receiving control from the SPD service at an entrypoint agreed upon during build time or during the registration phase. Before handling the interrupt, the SP should save any Secure-EL1 system register context which is needed for resuming normal execution in the SP later e.g. SPSR\_EL1, ELR\_EL1. After handling the interrupt, the SP could return control back to the exception level and security state where the interrupt was originally taken from. The SP should use an SMC32 or SMC64 to ask the SPD service to do this.

In the asynchronous model, the Secure Payload is responsible for handling non-secure and Secure-EL1 interrupts at the IRQ and FIQ vectors in its exception vector table when PSTATE. I and PSTATE. F bits are 0. As described earlier, when a non-secure interrupt is generated, the SP should coordinate with the SPD service to pass control back to the non-secure state in the last known exception level. This will allow the non-secure interrupt to be handled in the non-secure state.

## Test secure payload behavior

The TSPD hands control of a Secure-EL1 interrupt to the TSP at the tsp\_sel1\_intr\_entry(). The TSP handles the interrupt while ensuring that the handover agreement described in Section *Test secure payload dispatcher behavior* is maintained. It updates some statistics by calling tsp\_update\_sync\_sel1\_intr\_stats(). It then calls tsp\_common\_int\_handler() which.

- 1. Checks whether the interrupt is the secure physical timer interrupt. It uses the platform API plat\_ic\_get\_pending\_interrupt\_id() to get the interrupt number. If it is not the secure physical timer interrupt, then that means that a higher priority interrupt has preempted it. Invoke tsp\_handle\_preemption() to handover control back to EL3 by issuing an SMC with TSP\_PREEMPTED as the function identifier.
- 2. Handles the secure timer interrupt interrupt by acknowledging it using the plat\_ic\_acknowledge\_interrupt() platform API, calling tsp\_generic\_timer\_handler() to reprogram the secure physical generic timer and calling the plat\_ic\_end\_of\_interrupt() platform API to signal end of interrupt processing.

The TSP passes control back to the TSPD by issuing an SMC64 with TSP\_HANDLED\_S\_EL1\_INTR as the function identifier.

The TSP handles interrupts under the asynchronous model as follows.

- 1. Secure-EL1 interrupts are handled by calling the tsp\_common\_int\_handler() function. The function has been described above.
- 2. Non-secure interrupts are handled by calling the tsp\_common\_int\_handler() function which ends up invoking tsp\_handle\_preemption() and issuing an SMC64 with TSP\_PREEMPTED as the function identifier. Execution resumes at the instruction that follows this SMC instruction when the TSPD hands control to the TSP in response to an SMC with TSP\_FID\_RESUME as the function identifier from the non-secure state (see section *Test secure payload dispatcher non-secure interrupt handling*).

## 5.5.6 Other considerations

## Implication of preempted SMC on Non-Secure Software

A yielding SMC call to Secure payload can be preempted by a non-secure interrupt and the execution can return to the non-secure world for handling the interrupt (For details on yielding SMC refer SMC calling convention). In this case, the SMC call has not completed its execution and the execution must return back to the secure payload to resume the preempted SMC call. This can be achieved by issuing an SMC call which instructs to resume the preempted SMC.

A fast SMC cannot be preempted and hence this case will not happen for a fast SMC call.

In the Test Secure Payload implementation, TSP\_FID\_RESUME is designated as the resume SMC FID. It is important to note that TSP\_FID\_RESUME is a yielding SMC which means it too can be be preempted. The typical non secure software sequence for issuing a yielding SMC would look like this, assuming P.STATE.I=0 in the non secure state:

The TSP\_YIELD\_SMC\_FID is any yielding SMC function identifier and the smc() function invokes a SMC call with the required arguments. The pending non-secure interrupt causes an IRQ exception and the IRQ handler registered at the exception vector handles the non-secure interrupt and returns. The return value from the SMC call is tested for SMC\_PREEMPTED to check whether it is preempted. If it is, then the resume SMC call TSP\_FID\_RESUME is issued. The return value of the SMC call is tested again to check if it is preempted. This is done in a loop till the SMC call succeeds or fails. If a yielding SMC is preempted, until it is resumed using TSP\_FID\_RESUME SMC and completed, the current TSPD prevents any other SMC call from re-entering TSP by returning SMC\_UNK error.

Copyright (c) 2014-2020, Arm Limited and Contributors. All rights reserved.

# 5.6 PSCI Power Domain Tree Structure

## 5.6.1 Requirements

1. A platform must export the plat\_get\_aff\_count() and plat\_get\_aff\_state() APIs to enable the generic PSCI code to populate a tree that describes the hierarchy of power domains in the system. This approach is inflexible because a change to the topology requires a change in the code.

It would be much simpler for the platform to describe its power domain tree in a data structure.

- 2. The generic PSCI code generates MPIDRs in order to populate the power domain tree. It also uses an MPIDR to find a node in the tree. The assumption that a platform will use exactly the same MPIDRs as generated by the generic PSCI code is not scalable. The use of an MPIDR also restricts the number of levels in the power domain tree to four.
  - Therefore, there is a need to decouple allocation of MPIDRs from the mechanism used to populate the power domain topology tree.
- 3. The current arrangement of the power domain tree requires a binary search over the sibling nodes at a particular level to find a specified power domain node. During a power management operation, the tree is traversed from a

'start' to an 'end' power level. The binary search is required to find the node at each level. The natural way to perform this traversal is to start from a leaf node and follow the parent node pointer to reach the end level.

Therefore, there is a need to define data structures that implement the tree in a way which facilitates such a traversal.

4. The attributes of a core power domain differ from the attributes of power domains at higher levels. For example, only a core power domain can be identified using an MPIDR. There is no requirement to perform state coordination while performing a power management operation on the core power domain.

Therefore, there is a need to implement the tree in a way which facilitates this distinction between a leaf and non-leaf node and any associated optimizations.


# 5.6.2 Design

## Describing a power domain tree

To fulfill requirement 1., the existing platform APIs plat\_get\_aff\_count() and plat\_get\_aff\_state() have been removed. A platform must define an array of unsigned chars such that:

- 1. The first entry in the array specifies the number of power domains at the highest power level implemented in the platform. This caters for platforms where the power domain tree does not have a single root node, for example, the FVP has two cluster power domains at the highest level (1).
- 2. Each subsequent entry corresponds to a power domain and contains the number of power domains that are its direct children.
- 3. The size of the array minus the first entry will be equal to the number of non-leaf power domains.
- 4. The value in each entry in the array is used to find the number of entries to consider at the next level. The sum of the values (number of children) of all the entries at a level specifies the number of entries in the array for the next level.

The following example power domain topology tree will be used to describe the above text further. The leaf and non-leaf nodes in this tree have been numbered separately.



```
/
                             +-+
        |3|
                             |4|
                                               |5|
                                                                    |6|
         v
                                                       v
111
        |2|
                131
                               | 5 |
                                        |6|
                                                      |8|
                                                               191
                                                                       10
                                                                               1111
                                                                                        | 12 |
```

This tree is defined by the platform as the array described above as follows:

#### Removing assumptions about MPIDRs used in a platform

To fulfill requirement 2., it is assumed that the platform assigns a unique number (core index) between 0 and PLAT\_CORE\_COUNT - 1 to each core power domain. MPIDRs could be allocated in any manner and will not be used to populate the tree.

plat\_core\_pos\_by\_mpidr(mpidr) will return the core index for the core corresponding to the MPIDR. It will return an error (-1) if an MPIDR is passed which is not allocated or corresponds to an absent core. The semantics of this platform API have changed since it is required to validate the passed MPIDR. It has been made a mandatory API as a result.

Another mandatory API, plat\_my\_core\_pos() has been added to return the core index for the calling core. This API provides a more lightweight mechanism to get the index since there is no need to validate the MPIDR of the calling core.

The platform should assign the core indices (as illustrated in the diagram above) such that, if the core nodes are numbered from left to right, then the index for a core domain will be the same as the index returned by plat\_core\_pos\_by\_mpidr() or plat\_my\_core\_pos() for that core. This relationship allows the core nodes to be allocated in a separate array (requirement 4.) during psci\_setup() in such an order that the index of the core in the array is the same as the return value from these APIs.

#### Dealing with holes in MPIDR allocation

For platforms where the number of allocated MPIDRs is equal to the number of core power domains, for example, Juno and FVPs, the logic to convert an MPIDR to a core index should remain unchanged. Both Juno and FVP use a simple collision proof hash function to do this.

It is possible that on some platforms, the allocation of MPIDRs is not contiguous or certain cores have been disabled. This essentially means that the MPIDRs have been sparsely allocated, that is, the size of the range of MPIDRs used by the platform is not equal to the number of core power domains.

The platform could adopt one of the following approaches to deal with this scenario:

- 1. Implement more complex logic to convert a valid MPIDR to a core index while maintaining the relationship described earlier. This means that the power domain tree descriptor will not describe any core power domains which are disabled or absent. Entries will not be allocated in the tree for these domains.
- 2. Treat unallocated MPIDRs and disabled cores as absent but still describe them in the power domain descriptor, that is, the number of core nodes described is equal to the size of the range of MPIDRs allocated. This approach will lead to memory wastage since entries will be allocated in the tree but will allow use of a simpler logic to convert an MPIDR to a core index.

## Traversing through and distinguishing between core and non-core power domains

To fulfill requirement 3 and 4, separate data structures have been defined to represent leaf and non-leaf power domain nodes in the tree.

```
/**********************
 * The following two data structures implement the power domain tree. The tree
 * is used to track the state of all the nodes i.e. power domain instances
 * described by the platform. The tree consists of nodes that describe CPU power
 * domains i.e. leaf nodes and all other power domains which are parents of a
 * CPU power domain i.e. non-leaf nodes.
 **********************
typedef struct non_cpu_pwr_domain_node {
    * Index of the first CPU power domain node level 0 which has this node
    * as its parent.
   unsigned int cpu_start_idx;
    * Number of CPU power domains which are siblings of the domain indexed
    * by 'cpu_start_idx' i.e. all the domains in the range 'cpu_start_idx
    * -> cpu_start_idx + ncpus' have this node as their parent.
   unsigned int ncpus;
   /* Index of the parent power domain node */
   unsigned int parent_node;
} non_cpu_pd_node_t;
typedef struct cpu_pwr_domain_node {
   u_register_t mpidr;
   /* Index of the parent power domain node */
   unsigned int parent_node;
} cpu_pd_node_t;
```

The power domain tree is implemented as a combination of the following data structures.

```
non_cpu_pd_node_t psci_non_cpu_pd_nodes[PSCI_NUM_NON_CPU_PWR_DOMAINS];
cpu_pd_node_t psci_cpu_pd_nodes[PLATFORM_CORE_COUNT];
```

## Populating the power domain tree

The populate\_power\_domain\_tree() function in psci\_setup.c implements the algorithm to parse the power domain descriptor exported by the platform to populate the two arrays. It is essentially a breadth-first-search. The nodes for each level starting from the root are laid out one after another in the psci\_non\_cpu\_pd\_nodes and psci\_cpu\_pd\_nodes arrays as follows:

```
psci_non_cpu_pd_nodes -> [[Level 3 nodes][Level 2 nodes][Level 1 nodes]]
psci_cpu_pd_nodes -> [Level 0 nodes]
```

For the example power domain tree illustrated above, the psci\_cpu\_pd\_nodes will be populated as follows. The value in each entry is the index of the parent node. Other fields have been ignored for simplicity.

```
| 3
CPU0
CPU1
       3
   +----+
CPU2
   3
     ----+
CPU3
       4
   +----+
CPU4
    4
   4
CPU5
               | PLATFORM_CORE_COUNT
   +----+
CPU6
   5
CPU7
       5
CPU8 |
    5
CPU9
    6
   +----+
CPU10 | 6 |
CPU11 | 6
CPU12 |
     6
               v
```

The psci\_non\_cpu\_pd\_nodes array will be populated as follows. The value in each entry is the index of the parent node.



Each core can find its node in the psci\_cpu\_pd\_nodes array using the plat\_my\_core\_pos() function. When a core is turned on, the normal world provides an MPIDR. The plat\_core\_pos\_by\_mpidr() function is used to validate the MPIDR before using it to find the corresponding core node. The non-core power domain nodes do not need to be identified.

Copyright (c) 2017-2018, Arm Limited and Contributors. All rights reserved.

# 5.7 CPU Reset


This document describes the high-level design of the framework to handle CPU resets in Trusted Firmware-A (TF-A). It also describes how the platform integrator can tailor this code to the system configuration to some extent, resulting in a simplified and more optimised boot flow.

This document should be used in conjunction with the *Firmware Design* document which provides greater implementation details around the reset code, specifically for the cold boot path.

## 5.7.1 General reset code flow

The TF-A reset code is implemented in BL1 by default. The following high-level diagram illustrates this:

5.7. CPU Reset 325




This diagram shows the default, unoptimised reset flow. Depending on the system configuration, some of these steps might be unnecessary. The following sections guide the platform integrator by indicating which build options exclude which steps, depending on the capability of the platform.

**Note:** If BL31 is used as the TF-A entry point instead of BL1, the diagram above is still relevant, as all these operations will occur in BL31 in this case. Please refer to section 6 "Using BL31 entrypoint as the reset address" for more information.

# 5.7.2 Programmable CPU reset address

By default, TF-A assumes that the CPU reset address is not programmable. Therefore, all CPUs start at the same address (typically address 0) whenever they reset. Further logic is then required to identify whether it is a cold or warm boot to direct CPUs to the right execution path.

If the reset vector address (reflected in the reset vector base address register RVBAR\_EL3) is programmable then it is possible to make each CPU start directly at the right address, both on a cold and warm reset. Therefore, the boot type detection can be skipped, resulting in the following boot flow:



To enable this boot flow, compile TF-A with PROGRAMMABLE\_RESET\_ADDRESS=1. This option only affects the TF-A reset image, which is BL1 by default or BL31 if RESET\_TO\_BL31=1.


5.7. CPU Reset 327

On both the FVP and Juno platforms, the reset vector address is not programmable so both ports use PROGRAMMABLE\_RESET\_ADDRESS=0.

# 5.7.3 Cold boot on a single CPU

By default, TF-A assumes that several CPUs may be released out of reset. Therefore, the cold boot code has to arbitrate access to hardware resources shared amongst CPUs. This is done by nominating one of the CPUs as the primary, which is responsible for initialising shared hardware and coordinating the boot flow with the other CPUs.

If the platform guarantees that only a single CPU will ever be brought up then no arbitration is required. The notion of primary/secondary CPU itself no longer applies. This results in the following boot flow:



To enable this boot flow, compile TF-A with COLD\_BOOT\_SINGLE\_CPU=1. This option only affects the TF-A reset image, which is BL1 by default or BL31 if RESET\_TO\_BL31=1.

On both the FVP and Juno platforms, although only one core is powered up by default, there are platform-specific ways to release any number of cores out of reset. Therefore, both platform ports use COLD\_BOOT\_SINGLE\_CPU=0.

# 5.7.4 Programmable CPU reset address, Cold boot on a single CPU

It is obviously possible to combine both optimisations on platforms that have a programmable CPU reset address and which release a single CPU out of reset. This results in the following boot flow:



5.7. CPU Reset 329

PROGRAMMABLE\_RESET\_ADDRESS=1. These options only affect the TF-A reset image, which is BL1 by default or BL31 if RESET\_TO\_BL31=1.

# 5.7.5 Using BL31 entrypoint as the reset address

On some platforms the runtime firmware (BL3x images) for the application processors are loaded by some firmware running on a secure system processor on the SoC, rather than by BL1 and BL2 running on the primary application processor. For this type of SoC it is desirable for the application processor to always reset to BL31 which eliminates the need for BL1 and BL2.

TF-A provides a build-time option RESET\_TO\_BL31 that includes some additional logic in the BL31 entry point to support this use case.

In this configuration, the platform's Trusted Boot Firmware must ensure that BL31 is loaded to its runtime address, which must match the CPU's RVBAR\_EL3 reset vector base address, before the application processor is powered on. Additionally, platform software is responsible for loading the other BL3x images required and providing entry point information for them to BL31. Loading these images might be done by the Trusted Boot Firmware or by platform code in BL31.

Although the Arm FVP platform does not support programming the reset base address dynamically at run-time, it is possible to set the initial value of the RVBAR\_EL3 register at start-up. This feature is provided on the Base FVP only.

It allows the Arm FVP port to support the RESET\_TO\_BL31 configuration, in which case the bl31.bin image must be loaded to its run address in Trusted SRAM and all CPU reset vectors be changed from the default 0x0 to this run address. See the *Arm Fixed Virtual Platforms (FVP)* for details of running the FVP models in this way.

Although technically it would be possible to program the reset base address with the right support in the SCP firmware, this is currently not implemented so the Juno port doesn't support the RESET\_TO\_BL31 configuration.

The RESET\_TO\_BL31 configuration requires some additions and changes in the BL31 functionality:

## **Determination of boot path**

In this configuration, BL31 uses the same reset framework and code as the one described for BL1 above. Therefore, it is affected by the PROGRAMMABLE\_RESET\_ADDRESS and COLD\_BOOT\_SINGLE\_CPU build options in the same way.

In the default, unoptimised BL31 reset flow, on a warm boot a CPU is directed to the PSCI implementation via a platform defined mechanism. On a cold boot, the platform must place any secondary CPUs into a safe state while the primary CPU executes a modified BL31 initialization, as described below.

#### Platform initialization

In this configuration, when the CPU resets to BL31 there are no parameters that can be passed in registers by previous boot stages. Instead, the platform code in BL31 needs to know, or be able to determine, the location of the BL32 (if required) and BL33 images and provide this information in response to the bl31\_plat\_get\_next\_image\_ep\_info() function.

Additionally, platform software is responsible for carrying out any security initialisation, for example programming a TrustZone address space controller. This might be done by the Trusted Boot Firmware or by platform code in BL31.

Copyright (c) 2015-2019, Arm Limited and Contributors. All rights reserved.

# 5.8 Trusted Board Boot

The Trusted Board Boot (TBB) feature prevents malicious firmware from running on the platform by authenticating all firmware images up to and including the normal world bootloader. It does this by establishing a Chain of Trust using Public-Key-Cryptography Standards (PKCS).

This document describes the design of Trusted Firmware-A (TF-A) TBB, which is an implementation of the Trusted Board Boot Requirements (TBBR) specification, Arm DEN0006D. It should be used in conjunction with the *Firmware Update (FWU)* design document, which implements a specific aspect of the TBBR.

## 5.8.1 Chain of Trust

A Chain of Trust (CoT) starts with a set of implicitly trusted components. On the Arm development platforms, these components are:

- A SHA-256 hash of the Root of Trust Public Key (ROTPK). It is stored in the trusted root-key storage registers.
   Alternatively, a development ROTPK might be used and its hash embedded into the BL1 and BL2 images (only for development purposes).
- The BL1 image, on the assumption that it resides in ROM so cannot be tampered with.

The remaining components in the CoT are either certificates or boot loader images. The certificates follow the X.509 v3 standard. This standard enables adding custom extensions to the certificates, which are used to store essential information to establish the CoT.

In the TBB CoT all certificates are self-signed. There is no need for a Certificate Authority (CA) because the CoT is not established by verifying the validity of a certificate's issuer but by the content of the certificate extensions. To sign the certificates, different signature schemes are available, please refer to the *Build Options* for more details.

The certificates are categorised as "Key" and "Content" certificates. Key certificates are used to verify public keys which have been used to sign content certificates. Content certificates are used to store the hash of a boot loader image. An image can be authenticated by calculating its hash and matching it with the hash extracted from the content certificate. Various hash algorithms are supported to calculate all hashes, please refer to the *Build Options* for more details.. The public keys and hashes are included as non-standard extension fields in the X.509 v3 certificates.

The keys used to establish the CoT are:

#### · Root of trust key

The private part of this key is used to sign the BL2 content certificate and the trusted key certificate. The public part is the ROTPK.

#### · Trusted world key

The private part is used to sign the key certificates corresponding to the secure world images (SCP\_BL2, BL31 and BL32). The public part is stored in one of the extension fields in the trusted world certificate.

## • Non-trusted world key

The private part is used to sign the key certificate corresponding to the non secure world image (BL33). The public part is stored in one of the extension fields in the trusted world certificate.

#### · BL3X keys

For each of SCP\_BL2, BL31, BL32 and BL33, the private part is used to sign the content certificate for the BL3X image. The public part is stored in one of the extension fields in the corresponding key certificate.

The following images are included in the CoT:

• BL1

- BL2
- SCP BL2 (optional)
- BL31
- BL33
- BL32 (optional)

The following certificates are used to authenticate the images.

#### • BL2 content certificate

It is self-signed with the private part of the ROT key. It contains a hash of the BL2 image.

#### · Trusted key certificate

It is self-signed with the private part of the ROT key. It contains the public part of the trusted world key and the public part of the non-trusted world key.

#### • SCP\_BL2 key certificate

It is self-signed with the trusted world key. It contains the public part of the SCP\_BL2 key.

#### • SCP BL2 content certificate

It is self-signed with the SCP\_BL2 key. It contains a hash of the SCP\_BL2 image.

#### • BL31 key certificate

It is self-signed with the trusted world key. It contains the public part of the BL31 key.

#### • BL31 content certificate

It is self-signed with the BL31 key. It contains a hash of the BL31 image.

## • BL32 key certificate

It is self-signed with the trusted world key. It contains the public part of the BL32 key.

#### • BL32 content certificate

It is self-signed with the BL32 key. It contains a hash of the BL32 image.

#### BL33 key certificate

It is self-signed with the non-trusted world key. It contains the public part of the BL33 key.

#### • BL33 content certificate

It is self-signed with the BL33 key. It contains a hash of the BL33 image.

The SCP\_BL2 and BL32 certificates are optional, but they must be present if the corresponding SCP\_BL2 or BL32 images are present.

## 5.8.2 Trusted Board Boot Sequence

The CoT is verified through the following sequence of steps. The system panics if any of the steps fail.

• BL1 loads and verifies the BL2 content certificate. The issuer public key is read from the verified certificate. A hash of that key is calculated and compared with the hash of the ROTPK read from the trusted root-key storage registers. If they match, the BL2 hash is read from the certificate.

**Note:** The matching operation is platform specific and is currently unimplemented on the Arm development platforms.

- BL1 loads the BL2 image. Its hash is calculated and compared with the hash read from the certificate. Control is transferred to the BL2 image if all the comparisons succeed.
- BL2 loads and verifies the trusted key certificate. The issuer public key is read from the verified certificate. A
  hash of that key is calculated and compared with the hash of the ROTPK read from the trusted root-key storage
  registers. If the comparison succeeds, BL2 reads and saves the trusted and non-trusted world public keys from
  the verified certificate.

The next two steps are executed for each of the SCP\_BL2, BL31 & BL32 images. The steps for the optional SCP\_BL2 and BL32 images are skipped if these images are not present.

- BL2 loads and verifies the BL3x key certificate. The certificate signature is verified using the trusted world public key. If the signature verification succeeds, BL2 reads and saves the BL3x public key from the certificate.
- BL2 loads and verifies the BL3x content certificate. The signature is verified using the BL3x public key. If the signature verification succeeds, BL2 reads and saves the BL3x image hash from the certificate.

The next two steps are executed only for the BL33 image.

- BL2 loads and verifies the BL33 key certificate. If the signature verification succeeds, BL2 reads and saves the BL33 public key from the certificate.
- BL2 loads and verifies the BL33 content certificate. If the signature verification succeeds, BL2 reads and saves the BL33 image hash from the certificate.

The next step is executed for all the boot loader images.

• BL2 calculates the hash of each image. It compares it with the hash obtained from the corresponding content certificate. The image authentication succeeds if the hashes match.

The Trusted Board Boot implementation spans both generic and platform-specific BL1 and BL2 code, and in tool code on the host build machine. The feature is enabled through use of specific build flags as described in *Build Options*.

On the host machine, a tool generates the certificates, which are included in the FIP along with the boot loader images. These certificates are loaded in Trusted SRAM using the IO storage framework. They are then verified by an Authentication module included in TF-A.

The mechanism used for generating the FIP and the Authentication module are described in the following sections.

#### 5.8.3 Authentication Framework

The authentication framework included in TF-A provides support to implement the desired trusted boot sequence. Arm platforms use this framework to implement the boot requirements specified in the Trusted Board Boot Requirements (TBBR) document.

More information about the authentication framework can be found in the *Authentication Framework & Chain of Trust* document.

5.8. Trusted Board Boot

# 5.8.4 Certificate Generation Tool

The cert\_create tool is built and runs on the host machine as part of the TF-A build process when GENERATE\_COT=1. It takes the boot loader images and keys as inputs (keys must be in PEM format) and generates the certificates (in DER format) required to establish the CoT. New keys can be generated by the tool in case they are not provided. The certificates are then passed as inputs to the fiptool utility for creating the FIP.

The certificates are also stored individually in the output build directory.

The tool resides in the tools/cert\_create directory. It uses the OpenSSL SSL library version to generate the X.509 certificates. The specific version of the library that is required is given in the *Prerequisites* document.

Instructions for building and using the tool can be found at Building the Certificate Generation Tool.

# 5.8.5 Authenticated Encryption Framework

The authenticated encryption framework included in TF-A provides support to implement the optional firmware encryption feature. This feature can be optionally enabled on platforms to implement the optional requirement: R060\_TBBR\_FUNCTION as specified in the Trusted Board Boot Requirements (TBBR) document.

Note that due to security considerations and complexity of this feature, it is marked as experimental.

# **5.8.6 Firmware Encryption Tool**

The encrypt\_fw tool is built and runs on the host machine as part of the TF-A build process when DECRYPTION\_SUPPORT != none. It takes the plain firmware image as input and generates the encrypted firmware image which can then be passed as input to the fiptool utility for creating the FIP.

The encrypted firmwares are also stored individually in the output build directory.

The tool resides in the tools/encrypt\_fw directory. It uses OpenSSL SSL library version 1.0.1 or later to do authenticated encryption operation. Instructions for building and using the tool can be found in the *Building the Firmware Encryption Tool*.

Copyright (c) 2015-2020, Arm Limited and Contributors. All rights reserved.

# 5.9 Building FIP images with support for Trusted Board Boot

Trusted Board Boot primarily consists of the following two features:

- Image Authentication, described in Trusted Board Boot, and
- Firmware Update, described in Firmware Update (FWU)

The following steps should be followed to build FIP and (optionally) FWU FIP images with support for these features:

1. Fulfill the dependencies of the mbedtls cryptographic and image parser modules by checking out a recent version of the mbed TLS Repository. It is important to use a version that is compatible with TF-A and fixes any known security vulnerabilities. See mbed TLS Security Center for more information. See the *Prerequisites* document for the appropriate version of mbed TLS to use.

The drivers/auth/mbedtls/mbedtls\_\*.mk files contain the list of mbed TLS source files the modules depend upon. include/drivers/auth/mbedtls/mbedtls\_config.h contains the configuration options required to build the mbed TLS sources.

Note that the mbed TLS library is licensed under the Apache version 2.0 license. Using mbed TLS source code will affect the licensing of TF-A binaries that are built using this library.

- 2. To build the FIP image, ensure the following command line variables are set while invoking make to build TF-A:
  - MBEDTLS\_DIR=<path of the directory containing mbed TLS sources>
  - TRUSTED\_BOARD\_BOOT=1
  - GENERATE\_COT=1

By default, this will use the Chain of Trust described in the TBBR-client document. To select a different one, use the COT build option.

In the case of Arm platforms, the location of the ROTPK hash must also be specified at build time. The following locations are currently supported (see ARM\_ROTPK\_LOCATION build option):

- ARM\_ROTPK\_LOCATION=regs: the ROTPK hash is obtained from the Trusted root-key storage registers present in the platform. On Juno, these registers are read-only. On FVP Base and Cortex models, the registers are also read-only, but the value can be specified using the command line option bp. trusted\_key\_storage.public\_key when launching the model. On Juno board, the default value corresponds to an ECDSA-SECP256R1 public key hash, whose private part is not currently available.
- ARM\_ROTPK\_LOCATION=devel\_rsa: use the default hash located in plat/arm/board/common/rotpk/arm\_rotpk\_rsa\_sha256.bin. Enforce generation of the new hash if ROT\_KEY is specified.
- ARM\_ROTPK\_LOCATION=devel\_ecdsa: use the default hash located in plat/arm/board/common/rotpk/arm\_rotpk\_ecdsa\_sha256.bin. Enforce generation of the new hash if ROT\_KEY is specified.

Example of command line using RSA development keys:

```
MBEDTLS_DIR=<path of the directory containing mbed TLS sources> \
make PLAT=<platform> TRUSTED_BOARD_BOOT=1 GENERATE_COT=1 \
ARM_ROTPK_LOCATION=devel_rsa \
ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_rsa.pem \
BL33=<path-to>/<bl33_image> \
all fip
```

The result of this build will be the bl1.bin and the fip.bin binaries. This FIP will include the certificates corresponding to the selected Chain of Trust. These certificates can also be found in the output build directory.

- 3. The optional FWU\_FIP contains any additional images to be loaded from Non-Volatile storage during the *Firmware Update (FWU)* process. To build the FWU\_FIP, any FWU images required by the platform must be specified on the command line. On Arm development platforms like Juno, these are:
  - NS\_BL2U. The AP non-secure Firmware Updater image.
  - SCP\_BL2U. The SCP Firmware Update Configuration image.

Example of Juno command line for generating both fwu and fwu\_fip targets using RSA development:

```
MBEDTLS_DIR=<path of the directory containing mbed TLS sources> \
make PLAT=juno TRUSTED_BOARD_BOOT=1 GENERATE_COT=1 \
ARM_ROTPK_LOCATION=devel_rsa \
ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_rsa.pem \
BL33=<path-to>/<bl33_image> \
SCP_BL2=<path-to>/<scp_bl2_image> \
SCP_BL2U=<path-to>/<scp_bl2u_image> \
NS_BL2U=<path-to>/<ns_bl2u_image> \
all fip fwu_fip
```

**Note:** The BL2U image will be built by default and added to the FWU\_FIP. The user may override this by adding BL2U=<path-to>/<bl2u\_image> to the command line above.

**Note:** Building and installing the non-secure and SCP FWU images (NS\_BL1U, NS\_BL2U and SCP\_BL2U) is outside the scope of this document.

The result of this build will be bl1.bin, fip.bin and fwu\_fip.bin binaries. Both the FIP and FWU\_FIP will include the certificates corresponding to the selected Chain of Trust. These certificates can also be found in the output build directory.

Copyright (c) 2019-2020, Arm Limited. All rights reserved.

Copyright (c) 2019, Arm Limited. All rights reserved.

**CHAPTER** 

SIX

# PLATFORM PORTS

# 6.1 Allwinner ARMv8 SoCs

Trusted Firmware-A (TF-A) implements the EL3 firmware layer for Allwinner SoCs with ARMv8 cores. Only BL31 is used to provide proper EL3 setup and PSCI runtime services.

# 6.1.1 Building TF-A

To build for machines with an A64 or H5 SoC:

```
make CROSS_COMPILE=aarch64-linux-gnu- PLAT=sun50i_a64 DEBUG=1 bl31
```

To build for machines with an H6 SoC:

```
make CROSS_COMPILE=aarch64-linux-gnu- PLAT=sun50i_h6 DEBUG=1 bl31
```

To build for machines with an H616 or H313 SoC:

```
make CROSS_COMPILE=aarch64-linux-gnu- PLAT=sun50i_h616 DEBUG=1 bl31
```

## 6.1.2 Installation

U-Boot's SPL acts as a loader, loading both BL31 and BL33 (typically U-Boot). Loading is done from SD card, eMMC or SPI flash, also via an USB debug interface (FEL).

After building bl31.bin, the binary must be fed to the U-Boot build system to include it in the FIT image that the SPL loader will process. bl31.bin can be either copied (or sym-linked) into U-Boot's root directory, or the environment variable BL31 must contain the binary's path. See the respective U-Boot documentation for more details.

# 6.1.3 Memory layout

#### A64, H5 and H6 SoCs

BL31 lives in SRAM A2, which is documented to be accessible from secure world only. Since this SRAM region is very limited (48 KB), we take several measures to reduce memory consumption. One of them is to confine BL31 to only 28 bits of virtual address space, which reduces the number of required page tables (each occupying 4KB of memory). The mapping we use on those SoCs is as follows:

0 64K	16M	1GB		physical address
B   R  SRAM  O   M	S ///   C ///  dev  P ///  MMIO	////   ////  (sec)  ////  DRAM  ////  (32M)	///       ///  BL33    ///	DRAM
+-+ 			/ / / / / / /	
+-+  B   R  SRAM  O   M	S ///   C ///  dev  P ///  MMIO	//       //  sec   BL33  //  DRAM	3   	
+-+ 0 64K	16M	160M 192M 2	+ 256 <b>M</b>	virtual address

#### **H616 SoC**

The H616 lacks the secure SRAM region present on the other SoCs, also lacks the "ARISC" management processor (SCP) we use. BL31 thus needs to run from DRAM, which prevents our compressed virtual memory map described above. Since running in DRAM also lifts the restriction of the limited SRAM size, we use the normal 1:1 mapping with 32 bits worth of virtual address space. So the virtual addresses used in BL31 match the physical addresses as presented above.

# 6.1.4 Trusted OS dispatcher

One can boot Trusted OS(OP-TEE OS, bl32 image) along side bl31 image on Allwinner A64.

In order to include the 'opteed' dispatcher in the image, pass 'SPD=opteed' on the command line while compiling the bl31 image and make sure the loader (SPL) loads the Trusted OS binary to the beginning of DRAM (0x40000000).

# 6.2 Arm Development Platforms

# 6.2.1 Arm Juno Development Platform

# Platform-specific build options

• JUNO\_TZMP1: Boolean option to configure Juno to be used for TrustZone Media Protection (TZ-MP1). Default value of this flag is 0.

## Running software on Juno

This version of TF-A has been tested on variants r0, r1 and r2 of Juno.

To run TF-A on Juno, you need to first prepare an SD card with Juno software stack that includes TF-A. This version of TF-A is tested with pre-built Linaro release software stack version 20.01. You can alternatively build the software stack yourself by following the Juno platform software user guide. Once you prepare the software stack on an SD card, you can replace the bl1.bin and fip.bin binaries in the SOFTWARE/ directory with custom built TF-A binaries.

## **Preparing TF-A images**

This section provides Juno and FVP specific instructions to build Trusted Firmware, obtain the additional required firmware, and pack it all together in a single FIP binary. It assumes that a Linaro release software stack has been installed.

**Note:** Pre-built binaries for AArch32 are available from Linaro Release 16.12 onwards. Before that release, pre-built binaries are only available for AArch64.

**Warning:** Follow the full instructions for one platform before switching to a different one. Mixing instructions for different platforms may result in corrupted binaries.

**Warning:** The uboot image downloaded by the Linaro workspace script does not always match the uboot image packaged as BL33 in the corresponding fip file. It is recommended to use the version that is packaged in the fip file using the instructions below.

**Note:** For the FVP, the kernel FDT is packaged in FIP during build and loaded by the firmware at runtime.

1. Clean the working directory

```
make realclean
```

2. Obtain SCP binaries (Juno)

This version of TF-A is tested with SCP version 2.8.0 on Juno. You can download pre-built SCP binaries (scp\_bl1.bin and scp\_bl2.bin) from TF-A downloads page. Alternatively, you can build the binaries from source.

3. Obtain BL33 (all platforms)

Use the fiptool to extract the BL33 image from the FIP package included in the Linaro release:

```
# Build the fiptool
make [DEBUG=1] [V=1] fiptool

# Unpack firmware images from Linaro FIP
./tools/fiptool/fiptool unpack <path-to-linaro-release>/[SOFTWARE]/fip.bin
```

The unpack operation will result in a set of binary images extracted to the current working directory. BL33 corresponds to nt-fw.bin.

**Note:** The fiptool will complain if the images to be unpacked already exist in the current directory. If that is the case, either delete those files or use the --force option to overwrite.

**Note:** For AArch32, the instructions below assume that nt-fw.bin is a normal world boot loader that supports AArch32.

4. Build TF-A images and create a new FIP for FVP

```
# AArch64
make PLAT=fvp BL33=nt-fw.bin all fip
# AArch32
make PLAT=fvp ARCH=aarch32 AARCH32_SP=sp_min BL33=nt-fw.bin all fip
```

5. Build TF-A images and create a new FIP for Juno

For AArch64:

Building for AArch64 on Juno simply requires the addition of SCP\_BL2 as a build parameter.

```
make PLAT=juno BL33=nt-fw.bin SCP_BL2=scp_bl2.bin all fip
```

For AArch32:

Hardware restrictions on Juno prevent cold reset into AArch32 execution mode, therefore BL1 and BL2 must be compiled for AArch64, and BL32 is compiled separately for AArch32.

• Before building BL32, the environment variable CROSS\_COMPILE must point to the AArch32 Linaro cross compiler.

```
export CROSS_COMPILE=<path-to-aarch32-gcc>/bin/arm-linux-gnueabihf-
```

• Build BL32 in AArch32.

```
make ARCH=aarch32 PLAT=juno AARCH32_SP=sp_min \
RESET_TO_SP_MIN=1 JUNO_AARCH32_EL3_RUNTIME=1 bl32
```

• Save bl32.bin to a temporary location and clean the build products.

```
cp <path-to-build>/bl32.bin <path-to-temporary>
make realclean
```

• Before building BL1 and BL2, the environment variable CROSS\_COMPILE must point to the AArch64 Linaro cross compiler.

```
export CROSS_COMPILE=<path-to-aarch64-gcc>/bin/aarch64-none-elf-
```

• The following parameters should be used to build BL1 and BL2 in AArch64 and point to the BL32 file.

```
make ARCH=aarch64 PLAT=juno JUNO_AARCH32_EL3_RUNTIME=1 \
BL33=nt-fw.bin SCP_BL2=scp_bl2.bin \
BL32=<path-to-temporary>/bl32.bin all fip
```

The resulting BL1 and FIP images may be found in:

```
# Juno
./build/juno/release/bl1.bin
./build/juno/release/fip.bin

# FVP
./build/fvp/release/bl1.bin
./build/fvp/release/fip.bin
```

After building TF-A, the files bl1.bin, fip.bin and scp\_bl1.bin need to be copied to the SOFTWARE/ directory on the Juno SD card.

# **Booting Firmware Update images**

The new images must be programmed in flash memory by adding an entry in the SITE1/HBI0262x/images.txt configuration file on the Juno SD card (where x depends on the revision of the Juno board). Refer to the Juno Getting Started Guide, section 2.3 "Flash memory programming" for more information. User should ensure these do not overlap with any other entries in the file.

```
NOR10UPDATE: AUTO
                                         ; Image Update: NONE/AUTO/FORCE
NOR10ADDRESS: 0x00400000
                                         ;Image Flash Address [ns_bl2u_base_address]
NOR10FILE: \SOFTWARE\fwu_fip.bin
                                         ; Image File Name
NOR10LOAD: 00000000
                                         ;Image Load Address
NOR10ENTRY: 00000000
                                         ; Image Entry Point
NOR11UPDATE: AUTO
                                         ; Image Update: NONE/AUTO/FORCE
NOR11ADDRESS: 0x03EB8000
                                         ;Image Flash Address [ns_bl1u_base_address]
NOR11FILE: \SOFTWARE\ns_bl1u.bin
                                         ;Image File Name
NOR11LOAD: 00000000
                                         ;Image Load Address
```

The address ns\_bl1u\_base\_address is the value of NS\_BL1U\_BASE - 0x8000000. In the same way, the address ns\_bl2u\_base\_address is the value of NS\_BL2U\_BASE - 0x8000000.

#### Booting an EL3 payload

If the EL3 payload is able to execute in place, it may be programmed in flash memory by adding an entry in the SITE1/HBI0262x/images.txt configuration file on the Juno SD card (where x depends on the revision of the Juno board). Refer to the Juno Getting Started Guide, section 2.3 "Flash memory programming" for more information.

Alternatively, the same DS-5 command mentioned in the FVP section above can be used to load the EL3 payload's ELF file over JTAG on Juno.

For more information on EL3 payloads in general, see *Booting an EL3 payload*.

## Booting a preloaded kernel image

The Trusted Firmware must be compiled in a similar way as for FVP explained above. The process to load binaries to memory is the one explained in *plat\_juno\_booting\_el3\_payload*.

## **Testing System Suspend**

The SYSTEM SUSPEND is a PSCI API which can be used to implement system suspend to RAM. For more details refer to section 5.16 of PSCI. To test system suspend on Juno, at the linux shell prompt, issue the following command:

```
echo +10 > /sys/class/rtc/rtc0/wakealarm
echo -n mem > /sys/power/state
```

The Juno board should suspend to RAM and then wakeup after 10 seconds due to wakeup interrupt from RTC.

#### **Additional Resources**

Please visit the Arm Platforms Portal to get support and obtain any other Juno software information. Please also refer to the Juno Getting Started Guide to get more detailed information about the Juno Arm development platform and how to configure it.

Copyright (c) 2019-2021, Arm Limited. All rights reserved.

# 6.2.2 Arm Fixed Virtual Platforms (FVP)

# Fixed Virtual Platform (FVP) Support

This section lists the supported Arm *FVP* platforms. Please refer to the FVP documentation for a detailed description of the model parameter options.

The latest version of the AArch64 build of TF-A has been tested on the following Arm FVPs without shifted affinities, and that do not support threaded CPU cores (64-bit host machine only).

Note: The FVP models used are Version 11.15 Build 14, unless otherwise stated.

- FVP\_Base\_AEMvA
- FVP\_Base\_AEMv8A-AEMv8A
- FVP\_Base\_AEMv8A-AEMv8A-AEMv8A-AEMv8A-CCN502
- FVP\_Base\_RevC-2xAEMvA
- FVP\_Base\_Cortex-A32x4 (Version 11.12 build 38)
- FVP\_Base\_Cortex-A35x4
- FVP\_Base\_Cortex-A53x4
- FVP\_Base\_Cortex-A55x4+Cortex-A75x4
- FVP\_Base\_Cortex-A55x4
- FVP\_Base\_Cortex-A57x1-A53x1

- FVP\_Base\_Cortex-A57x2-A53x4
- FVP\_Base\_Cortex-A57x4-A53x4
- FVP\_Base\_Cortex-A57x4
- FVP\_Base\_Cortex-A65x4
- FVP\_Base\_Cortex-A65AEx8
- FVP\_Base\_Cortex-A72x4-A53x4
- FVP\_Base\_Cortex-A72x4
- FVP\_Base\_Cortex-A73x4-A53x4
- FVP\_Base\_Cortex-A73x4
- FVP\_Base\_Cortex-A75x4
- FVP\_Base\_Cortex-A76x4
- FVP\_Base\_Cortex-A76AEx4
- FVP\_Base\_Cortex-A76AEx8
- FVP\_Base\_Cortex-A77x4
- FVP\_Base\_Cortex-A78x4
- FVP\_Base\_Cortex-A710x4
- FVP\_Morello (Version 0.10 build 542)
- FVP\_Base\_Neoverse-E1x1
- FVP\_Base\_Neoverse-E1x2
- FVP\_Base\_Neoverse-E1x4
- FVP\_Base\_Neoverse-N1x4
- FVP\_Base\_Neoverse-N2x4 (Version 11.12 build 38)
- FVP\_Base\_Neoverse-V1x4
- FVP\_CSS\_SGI-575 (Version 11.10 build 36)
- FVP\_CSS\_SGM-775
- FVP\_RD\_E1\_edge (Version 11.9 build 41)
- FVP\_RD\_N1\_edge (Version 11.10 build 36)
- FVP\_RD\_N1\_edge\_dual (Version 11.10 build 36)
- FVP\_RD\_Daniel (Version 11.13 build 10)
- FVP\_RD\_N2 (Version 11.13 build 10)
- FVP\_TC0 (Version 0.0 build 6509)
- FVP\_Base\_AEMv8A-GIC600AE (Version 0.0 build 6415)
- Foundation\_Platform

The latest version of the AArch32 build of TF-A has been tested on the following Arm FVPs without shifted affinities, and that do not support threaded CPU cores (64-bit host machine only).

• FVP\_Base\_AEMvA

- FVP\_Base\_AEMv8A-AEMv8A
- FVP\_Base\_Cortex-A32x4

**Note:** The FVP\_Base\_RevC-2xAEMv8A FVP only supports shifted affinities, which is not compatible with legacy GIC configurations. Therefore this FVP does not support these legacy GIC configurations.

The *Foundation* and *Base* FVPs can be downloaded free of charge. See the Arm FVP website. The Cortex-A models listed above are also available to download from Arm's website.

**Note:** The build numbers quoted above are those reported by launching the FVP with the --version parameter.

**Note:** Linaro provides a ramdisk image in prebuilt FVP configurations and full file systems that can be downloaded separately. To run an FVP with a virtio file system image an additional FVP configuration option -C bp. virtioblockdevice.image\_path="rath-to>/<file-system-image> can be used.

**Note:** The software will not work on Version 1.0 of the Foundation FVP. The commands below would report an unhandled argument error in this case.

**Note:** FVPs can be launched with --cadi-server option such that a CADI-compliant debugger (for example, Arm DS-5) can connect to and control its execution.

**Warning:** Since FVP model Version 11.0 Build 11.0.34 and Version 8.5 Build 0.8.5202 the internal synchronisation timings changed compared to older versions of the models. The models can be launched with -Q 100 option if they are required to match the run time characteristics of the older versions.

All the above platforms have been tested with Linaro Release 20.01.

## **Arm FVP Platform Specific Build Options**

- FVP\_CLUSTER\_COUNT: Configures the cluster count to be used to build the topology tree within TF-A. By default TF-A is configured for dual cluster topology and this option can be used to override the default value.
- FVP\_INTERCONNECT\_DRIVER: Selects the interconnect driver to be built. The default interconnect driver depends on the value of FVP\_CLUSTER\_COUNT as explained in the options below:
  - FVP\_CCI: The CCI driver is selected. This is the default if 0 < FVP\_CLUSTER\_COUNT <= 2.
  - FVP\_CCN: The CCN driver is selected. This is the default if FVP\_CLUSTER\_COUNT > 2.
- FVP\_MAX\_CPUS\_PER\_CLUSTER: Sets the maximum number of CPUs implemented in a single cluster. This option defaults to 4.
- FVP\_MAX\_PE\_PER\_CPU: Sets the maximum number of PEs implemented on any CPU in the system. This option defaults to 1. Note that the build option ARM\_PLAT\_MT doesn't have any effect on FVP platforms.
- FVP\_USE\_GIC\_DRIVER : Selects the GIC driver to be built. Options:
  - FVP\_GICV2 : The GICv2 only driver is selected

- FVP\_GICV3 : The GICv3 only driver is selected (default option)
- FVP\_HW\_CONFIG\_DTS: Specify the path to the DTS file to be compiled to DTB and packaged in FIP as the
  HW\_CONFIG. See *Firmware Design* for details on HW\_CONFIG. By default, this is initialized to a sensible
  DTS file in fdts/ folder depending on other build options. But some cases, like shifted affinity format for
  MPIDR, cannot be detected at build time and this option is needed to specify the appropriate DTS file.
- FVP\_HW\_CONFIG: Specify the path to the HW\_CONFIG blob to be packaged in FIP. See *Firmware Design* for details on HW\_CONFIG. This option is similar to the FVP\_HW\_CONFIG\_DTS option, but it directly specifies the HW\_CONFIG blob instead of the DTS file. This option is useful to override the default HW\_CONFIG selected by the build system.
- FVP\_GICR\_REGION\_PROTECTION: Mark the redistributor pages of inactive/fused CPU cores as read-only. The default value of this option is 0, which means the redistributor pages of all CPU cores are marked as read and write.

## **Booting Firmware Update images**

When Firmware Update (FWU) is enabled there are at least 2 new images that have to be loaded, the Non-Secure FWU ROM (NS-BL1U), and the FWU FIP.

The additional fip images must be loaded with:

```
--data cluster0.cpu0="<path_to>/ns_bl1u.bin"@0x0beb8000 [ns_bl1u_base_address]
--data cluster0.cpu0="<path_to>/fwu_fip.bin"@0x08400000 [ns_bl2u_base_address]
```

The address ns\_bl1u\_base\_address is the value of NS\_BL1U\_BASE. In the same way, the address ns\_bl2u\_base\_address is the value of NS\_BL2U\_BASE.

#### **Booting an EL3 payload**

The EL3 payloads boot flow requires the CPU's mailbox to be cleared at reset for the secondary CPUs holding pen to work properly. Unfortunately, its reset value is undefined on the FVP platform and the FVP platform code doesn't clear it. Therefore, one must modify the way the model is normally invoked in order to clear the mailbox at start-up.

One way to do that is to create an 8-byte file containing all zero bytes using the following command:

```
dd if=/dev/zero of=mailbox.dat bs=1 count=8
```

and pre-load it into the FVP memory at the mailbox address (i.e. 0x04000000) using the following model parameters:

```
--data cluster0.cpu0=mailbox.dat@0x04000000 [Base FVPs]
--data=mailbox.dat@0x04000000 [Foundation FVP]
```

To provide the model with the EL3 payload image, the following methods may be used:

1. If the EL3 payload is able to execute in place, it may be programmed into flash memory. On Base Cortex and AEM FVPs, the following model parameter loads it at the base address of the NOR FLASH1 (the NOR FLASH0 is already used for the FIP):

```
-C bp.flashloader1.fname="<path-to>/<el3-payload>"
```

On Foundation FVP, there is no flash loader component and the EL3 payload may be programmed anywhere in flash using method 3 below.

2. When using the SPIN\_ON\_BL1\_EXIT=1 loading method, the following DS-5 command may be used to load the EL3 payload ELF image over JTAG:

```
load <path-to>/el3-payload.elf
```

3. The EL3 payload may be pre-loaded in volatile memory using the following model parameters:

```
--data cluster0.cpu0="<path-to>/el3-payload>"@address [Base FVPs]
--data="<path-to>/<el3-payload>"@address [Foundation FVP]
```

The address provided to the FVP must match the EL3\_PAYLOAD\_BASE address used when building TF-A.

## Booting a preloaded kernel image (Base FVP)

The following example uses a simplified boot flow by directly jumping from the TF-A to the Linux kernel, which will use a ramdisk as filesystem. This can be useful if both the kernel and the device tree blob (DTB) are already present in memory (like in FVP).

For example, if the kernel is loaded at 0x80080000 and the DTB is loaded at address 0x82000000, the firmware can be built like this:

```
CROSS_COMPILE=aarch64-none-elf- \
make PLAT=fvp DEBUG=1 \
RESET_TO_BL31=1 \
ARM_LINUX_KERNEL_AS_BL33=1 \
PRELOADED_BL33_BASE=0x80080000 \
ARM_PRELOADED_DTB_BASE=0x820000000 \
all fip
```

Now, it is needed to modify the DTB so that the kernel knows the address of the ramdisk. The following script generates a patched DTB from the provided one, assuming that the ramdisk is loaded at address 0x84000000. Note that this script assumes that the user is using a ramdisk image prepared for U-Boot, like the ones provided by Linaro. If using a ramdisk without this header, the 0x40 offset in INITRD\_START has to be removed.

```
#!/bin/bash
# Path to the input DTB
KERNEL_DTB=<path-to>/<fdt>
# Path to the output DTB
PATCHED_KERNEL_DTB=<path-to>/<patched-fdt>
# Base address of the ramdisk
INITRD_BASE=0x84000000
# Path to the ramdisk
INITRD=<path-to>/<ramdisk.img>
# Skip uboot header (64 bytes)
INITRD_START=$(printf "0x%x" $((${INITRD_BASE} + 0x40)) )
INITRD_SIZE=$(stat -Lc %s ${INITRD})
INITRD_END=$(printf "0x%x" $((${INITRD_BASE} + ${INITRD_SIZE}))) )
CHOSEN_NODE=$(echo
"/ {
        chosen {
                linux.initrd-start = <${INITRD_START}>;
                linux,initrd-end = <${INITRD_END}>;
        };
```

And the FVP binary can be run with the following command:

```
<path-to>/FVP_Base_AEMv8A-AEMv8A
-C pctl.startup=0.0.0.0
-C bp.secure_memory=1
-C cluster0.NUM_CORES=4
-C cluster1.NUM CORES=4
-C cache_state_modelled=1
-C cluster0.cpu0.RVBAR=0x04001000
-C cluster0.cpu1.RVBAR=0x04001000
-C cluster0.cpu2.RVBAR=0x04001000
-C cluster0.cpu3.RVBAR=0x04001000
-C cluster1.cpu0.RVBAR=0x04001000
-C cluster1.cpu1.RVBAR=0x04001000
-C cluster1.cpu2.RVBAR=0x04001000
-C cluster1.cpu3.RVBAR=0x04001000
--data cluster0.cpu0="<path-to>/bl31.bin"@0x04001000
--data cluster0.cpu0="<path-to>/<patched-fdt>"@0x82000000
--data cluster0.cpu0="<path-to>/<kernel-binary>"@0x80080000 \
--data cluster0.cpu0="<path-to>/<ramdisk.img>"@0x84000000
```

## **Obtaining the Flattened Device Trees**

Depending on the FVP configuration and Linux configuration used, different FDT files are required. FDT source files for the Foundation and Base FVPs can be found in the TF-A source directory under fdts/. The Foundation FVP has a subset of the Base FVP components. For example, the Foundation FVP lacks CLCD and MMC support, and has only one CPU cluster.

**Note:** It is not recommended to use the FDTs built along the kernel because not all FDTs are available from there.

The dynamic configuration capability is enabled in the firmware for FVPs. This means that the firmware can authenticate and load the FDT if present in FIP. A default FDT is packaged into FIP during the build based on the build configuration. This can be overridden by using the FVP\_HW\_CONFIG or FVP\_HW\_CONFIG\_DTS build options (refer to Arm FVP Platform Specific Build Options for details on the options).

• fvp-base-gicv2-psci.dts

For use with models such as the Cortex-A57-A53 Base FVPs without shifted affinities and with Base memory map configuration.

• fvp-base-gicv2-psci-aarch32.dts

For use with models such as the Cortex-A32 Base FVPs without shifted affinities and running Linux in AArch32 state with Base memory map configuration.

• fvp-base-gicv3-psci.dts

For use with models such as the Cortex-A57-A53 Base FVPs without shifted affinities and with Base memory map configuration and Linux GICv3 support.

• fvp-base-gicv3-psci-1t.dts

For use with models such as the AEMv8-RevC Base FVP with shifted affinities, single threaded CPUs, Base memory map configuration and Linux GICv3 support.

• fvp-base-gicv3-psci-dynamiq.dts

For use with models as the Cortex-A55-A75 Base FVPs with shifted affinities, single cluster, single threaded CPUs, Base memory map configuration and Linux GICv3 support.

• fvp-base-gicv3-psci-aarch32.dts

For use with models such as the Cortex-A32 Base FVPs without shifted affinities and running Linux in AArch32 state with Base memory map configuration and Linux GICv3 support.

• fvp-foundation-gicv2-psci.dts

For use with Foundation FVP with Base memory map configuration.

• fvp-foundation-gicv3-psci.dts

(Default) For use with Foundation FVP with Base memory map configuration and Linux GICv3 support.

#### Running on the Foundation FVP with reset to BL1 entrypoint

The following Foundation\_Platform parameters should be used to boot Linux with 4 CPUs using the AArch64 build of TF-A.

#### Notes:

- BL1 is loaded at the start of the Trusted ROM.
- The Firmware Image Package is loaded at the start of NOR FLASH0.
- The firmware loads the FDT packaged in FIP to the DRAM. The FDT load address is specified via the hw\_config\_addr property in TB\_FW\_CONFIG for FVP.
- The default use-case for the Foundation FVP is to use the --gicv3 option and enable the GICv3 device in the model. Note that without this option, the Foundation FVP defaults to legacy (Versatile Express) memory map which is not supported by TF-A.
- In order for TF-A to run correctly on the Foundation FVP, the architecture versions must match. The Foundation FVP defaults to the highest v8.x version it supports but the default build for TF-A is for v8.0. To avoid issues either start the Foundation FVP to use v8.0 architecture using the --arm-v8.0 option, or build TF-A with an appropriate value for ARM\_ARCH\_MINOR.

## Running on the AEMv8 Base FVP with reset to BL1 entrypoint

The following FVP\_Base\_RevC-2xAEMv8A parameters should be used to boot Linux with 8 CPUs using the AArch64 build of TF-A.

Note: The FVP\_Base\_RevC-2xAEMv8A has shifted affinities and requires a specific DTS for all the CPUs to be loaded.

## Running on the AEMv8 Base FVP (AArch32) with reset to BL1 entrypoint

The following FVP\_Base\_AEMv8A-AEMv8A parameters should be used to boot Linux with 8 CPUs using the AArch32 build of TF-A.

```
<path-to>/FVP_Base_AEMv8A-AEMv8A
-C pctl.startup=0.0.0.0
-C bp.secure_memory=1
-C bp.tzc_400.diagnostics=1
-C cluster0.NUM_CORES=4
-C cluster1.NUM_CORES=4
-C cache_state_modelled=1
-C cluster0.cpu0.CONFIG64=0
-C cluster0.cpu1.CONFIG64=0
-C cluster0.cpu2.CONFIG64=0
-C cluster0.cpu3.CONFIG64=0
-C cluster1.cpu0.CONFIG64=0
-C cluster1.cpu1.CONFIG64=0
-C cluster1.cpu2.CONFIG64=0
-C cluster1.cpu3.CONFIG64=0
-C bp.secureflashloader.fname="<path-to>/<bl1-binary>"
-C bp.flashloader0.fname="<path-to>/<FIP-binary>"
--data cluster0.cpu0="<path-to>/<kernel-binary>"@0x80080000
--data cluster0.cpu0="<path-to>/<ramdisk>"@0x84000000
```

## Running on the Cortex-A57-A53 Base FVP with reset to BL1 entrypoint

The following FVP\_Base\_Cortex-A57x4-A53x4 model parameters should be used to boot Linux with 8 CPUs using the AArch64 build of TF-A.

## Running on the Cortex-A32 Base FVP (AArch32) with reset to BL1 entrypoint

The following FVP\_Base\_Cortex-A32x4 model parameters should be used to boot Linux with 4 CPUs using the AArch32 build of TF-A.

```
<path-to>/FVP_Base_Cortex-A32x4
-C pctl.startup=0.0.0.0
-C bp.secure_memory=1
-C bp.tzc_400.diagnostics=1
-C cache_state_modelled=1
-C bp.secureflashloader.fname="<path-to>/<bl1-binary>"
-C bp.flashloader0.fname="<path-to>/<FIP-binary>"
-data cluster0.cpu0="<path-to>/<kernel-binary>"@0x80080000
--data cluster0.cpu0="<path-to>/<ramdisk>"@0x84000000
```

# Running on the AEMv8 Base FVP with reset to BL31 entrypoint

The following FVP\_Base\_RevC-2xAEMv8A parameters should be used to boot Linux with 8 CPUs using the AArch64 build of TF-A.

```
--data cluster0.cpu0="<path-to>/<bl31-binary>"@0x04010000 \
--data cluster0.cpu0="<path-to>/<bl32-binary>"@0xff000000 \
--data cluster0.cpu0="<path-to>/<bl33-binary>"@0x88000000 \
--data cluster0.cpu0="<path-to>/<fdt>"@0x82000000 \
--data cluster0.cpu0="<path-to>/<kernel-binary>"@0x80080000 \
--data cluster0.cpu0="<path-to>/<kernel-binary>"@0x84000000
```

#### Notes:

- Position Independent Executable (PIE) support is enabled in this config allowing BL31 to be loaded at any valid address for execution.
- Since FIP is not loaded when BL31 entrypoint, the a using as reset --data="<path-to><bl31|bl32|bl33-binary>"@<base-address-of-binary> parameter is needed to load the individual bootloader images in memory. BL32 image is only needed if BL31 has been built to expect a Secure-EL1 Payload. For the same reason, the FDT needs to be compiled from the DT source and loaded via the --data cluster0.cpu0="<path-to>/<fdt>"@0x82000000 parameter.
- The FVP\_Base\_RevC-2xAEMv8A has shifted affinities and requires a specific DTS for all the CPUs to be loaded.
- The -C cluster<X>.cpu<Y>.RVBAR=@<base-address-of-bl31> parameter, where X and Y are the cluster and CPU numbers respectively, is used to set the reset vector for each core.
- Changing the default value of ARM\_TSP\_RAM\_LOCATION will also require changing the value of --data="<path-to><bl32-binary>"@<br/>base-address-of-bl32> to the new value of BL32\_BASE.

## Running on the AEMv8 Base FVP (AArch32) with reset to SP\_MIN entrypoint

The following FVP\_Base\_AEMv8A-AEMv8A parameters should be used to boot Linux with 8 CPUs using the AArch32 build of TF-A.

```
<path-to>/FVP_Base_AEMv8A-AEMv8A
-C pctl.startup=0.0.0.0
-C bp.secure_memory=1
-C bp.tzc_400.diagnostics=1
-C cluster0.NUM_CORES=4
-C cluster1.NUM_CORES=4
-C cache_state_modelled=1
-C cluster0.cpu0.CONFIG64=0
-C cluster0.cpu1.CONFIG64=0
-C cluster0.cpu2.CONFIG64=0
-C cluster0.cpu3.CONFIG64=0
-C cluster1.cpu0.CONFIG64=0
-C cluster1.cpu1.CONFIG64=0
-C cluster1.cpu2.CONFIG64=0
-C cluster1.cpu3.CONFIG64=0
-C cluster0.cpu0.RVBAR=0x04002000
-C cluster0.cpu1.RVBAR=0x04002000
-C cluster0.cpu2.RVBAR=0x04002000
-C cluster0.cpu3.RVBAR=0x04002000
-C cluster1.cpu0.RVBAR=0x04002000
-C cluster1.cpu1.RVBAR=0x04002000
-C cluster1.cpu2.RVBAR=0x04002000
-C cluster1.cpu3.RVBAR=0x04002000
```

```
--data cluster0.cpu0="<path-to>/<bl32-binary>"@0x04002000 \
--data cluster0.cpu0="<path-to>/<bl33-binary>"@0x88000000 \
--data cluster0.cpu0="<path-to>/<fdt>"@0x82000000 \
--data cluster0.cpu0="<path-to>/<kernel-binary>"@0x80080000 \
--data cluster0.cpu0="<path-to>/<ramdisk>"@0x84000000
```

**Note:** Position Independent Executable (PIE) support is enabled in this config allowing SP\_MIN to be loaded at any valid address for execution.

# Running on the Cortex-A57-A53 Base FVP with reset to BL31 entrypoint

The following FVP\_Base\_Cortex-A57x4-A53x4 model parameters should be used to boot Linux with 8 CPUs using the AArch64 build of TF-A.

```
<path-to>/FVP_Base_Cortex-A57x4-A53x4
-C pctl.startup=0.0.0.0
-C bp.secure_memory=1
-C bp.tzc_400.diagnostics=1
-C cache_state_modelled=1
-C cluster0.cpu0.RVBARADDR=0x04010000
-C cluster0.cpu1.RVBARADDR=0x04010000
-C cluster0.cpu2.RVBARADDR=0x04010000
-C cluster0.cpu3.RVBARADDR=0x04010000
-C cluster1.cpu0.RVBARADDR=0x04010000
-C cluster1.cpu1.RVBARADDR=0x04010000
-C cluster1.cpu2.RVBARADDR=0x04010000
-C cluster1.cpu3.RVBARADDR=0x04010000
--data cluster0.cpu0="<path-to>/<bl31-binary>"@0x04010000
--data cluster0.cpu0="<path-to>/<bl32-binary>"@0xff000000
--data cluster0.cpu0="<path-to>/<bl33-binary>"@0x88000000
--data cluster0.cpu0="<path-to>/<fdt>"@0x82000000
--data cluster0.cpu0="<path-to>/<kernel-binary>"@0x80080000
--data cluster0.cpu0="<path-to>/<ramdisk>"@0x84000000
```

## Running on the Cortex-A32 Base FVP (AArch32) with reset to SP\_MIN entrypoint

The following FVP\_Base\_Cortex-A32x4 model parameters should be used to boot Linux with 4 CPUs using the AArch32 build of TF-A.

```
--data cluster0.cpu0="<path-to>/<bl32-binary>"@0x04002000 \
--data cluster0.cpu0="<path-to>/<bl33-binary>"@0x88000000 \
--data cluster0.cpu0="<path-to>/<fdt>"@0x82000000 \
--data cluster0.cpu0="<path-to>/<kernel-binary>"@0x80080000 \
--data cluster0.cpu0="<path-to>/<ramdisk>"@0x84000000
```

Copyright (c) 2019-2021, Arm Limited. All rights reserved.

# 6.2.3 Arm Versatile Express

Versatile Express (VE) family development platform provides an ultra fast environment for prototyping Armv7 System-on-Chip designs. VE Fixed Virtual Platforms (FVP) are simulations of Versatile Express boards. The platform in Trusted Firmware-A has been verified with Arm Cortex-A5 and Cortex-A7 VE FVP's. This platform is tested on and only expected to work with single core models.

#### **Boot Sequence**

BL1 -> BL2 -> BL32(sp\_min) -> BL33(u-boot) -> Linux kernel

#### How to build

#### **Code Locations**

- U-boot
- · Trusted Firmware-A

#### **Build Procedure**

- Obtain arm toolchain. The software stack has been verified with linaro 6.2 arm-linux-gnueabihf. Set the CROSS\_COMPILE environment variable to point to the toolchain folder.
- Fetch and build u-boot. Make the .config file using the command:

```
make ARCH=arm vexpress_aemv8a_aarch32_config
```

Make the u-boot binary for Cortex-A5 using the command:

```
make ARCH=arm SUPPORT_ARCH_TIMER=no
```

Make the u-boot binary for Cortex-A7 using the command:

```
make ARCH=arm
```

• Build TF-A:

The make command for Cortex-A5 is:

```
make PLAT=fvp_ve ARCH=aarch32 ARM_ARCH_MAJOR=7 ARM_CORTEX_A5=yes \
AARCH32_SP=sp_min FVP_HW_CONFIG_DTS=fdts/fvp-ve-Cortex-A5x1.dts \
ARM_XLAT_TABLES_LIB_V1=1 BL33=<path_to_u-boot.bin> all fip
```

The make command for Cortex-A7 is:

```
make PLAT=fvp_ve ARCH=aarch32 ARM_ARCH_MAJOR=7 ARM_CORTEX_A7=yes \
AARCH32_SP=sp_min FVP_HW_CONFIG_DTS=fdts/fvp-ve-Cortex-A7x1.dts \
BL33=<path_to_u-boot.bin> all fip
```

#### **Run Procedure**

The following model parameters should be used to boot Linux using the build of Trusted Firmware-A made using the above make commands:

```
./<path_to_model> <path_to_bl1.elf> \
    -C motherboard.flashloader1.fname=<path_to_fip.bin> \
    --data cluster.cpu0=<path_to_zImage>@0x80080000 \
    --data cluster.cpu0=<path_to_ramdisk>@0x84000000
```

Copyright (c) 2019, Arm Limited. All rights reserved.

# 6.2.4 TC Total Compute Platform

Some of the features of TC platform referenced in TF-A include:

- A System Control Processor to abstract power and system management tasks away from application processors.
   The RAM firmware for SCP is included in the TF-A FIP and is loaded by AP BL2 from FIP in flash to SRAM for copying by SCP (SCP has access to AP SRAM).
- GICv4
- · Trusted Board Boot
- SCMI
- MHUv2

Currently, the main difference between TC0 (TARGET\_PLATFORM=0) and TC1 (TARGET\_PLATFORM=1) platforms w.r.t to TF-A is the CPUs supported. TC0 has support for Cortex A510, Cortex A710 and Cortex X2, while TC1 has support for Cortex A510, Cortex Makalu and Cortex Makalu ELP Arm CPUs.

## **Boot Sequence**

The execution begins from SCP\_BL1. SCP\_BL1 powers up the AP which starts executing AP\_BL1 and then executes AP\_BL2 which loads the SCP\_BL2 from FIP to SRAM. The SCP has access to AP SRAM. The address and size of SCP\_BL2 is communicated to SCP using SDS. SCP copies SCP\_BL2 from SRAM to its own RAM and starts executing it. The AP then continues executing the rest of TF-A stages including BL31 runtime stage and hands off executing to Non-secure world (u-boot).

## **Build Procedure (TF-A only)**

- Obtain arm toolchain. Set the CROSS\_COMPILE environment variable to point to the toolchain folder.
- Build TF-A:

```
make PLAT=tc BL33=<path_to_uboot.bin> \
SCP_BL2=<path_to_scp_ramfw.bin> TARGET_PLATFORM={0,1} all fip
```

Enable TBBR by adding the following options to the make command:

```
MBEDTLS_DIR=<path_to_mbedtls_directory>
TRUSTED_BOARD_BOOT=1 \
GENERATE_COT=1 \
ARM_ROTPK_LOCATION=devel_rsa \
ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_rsa.pem
```

Copyright (c) 2020-2021, Arm Limited. All rights reserved.

# 6.2.5 Arm FPGA Platform

This platform supports FPGA images used internally in Arm Ltd., for testing and bringup of new cores. With that focus, peripheral support is minimal: there is no mass storage or display output, for instance. Also this port ignores any power management features of the platform. Some interconnect setup is done internally by the platform, so the TF-A code just needs to setup UART and GIC.

The FPGA platform requires to pass on a DTB for the non-secure payload (mostly Linux), so we let TF-A use information from the DTB for dynamic configuration: the UART and GIC base addresses are read from there.

As a result this port is a fairly generic BL31-only port, which can serve as a template for a minimal new (and possibly DT-based) platform port.

The aim of this port is to support as many FPGA images as possible with a single build. Image specific data must be described in the DTB or should be auto-detected at runtime.

As the number and topology layout of the CPU cores differs significantly across the various images, this is detected at runtime by BL31. The /cpus node in the DT will be added and filled accordingly, as long as it does not exist already.

#### Platform-specific build options

- SUPPORT\_UNKNOWN\_MPID: Boolean option to allow unknown MPIDR registers. Normally TF-A panics if it encounters a MPID value not matched to its internal list, but for new or experimental cores this creates a lot of churn. With this option, the code will fall back to some basic CPU support code (only architectural system registers, and no errata). Default value of this flag is 1.
- PRELOADED\_BL33\_BASE: Physical address of the BL33 non-secure payload. It must have been loaded into DRAM already, typically this is done by the script that also loads BL31 and the DTB. It defaults to 0x80080000, which is the traditional load address for an arm64 Linux kernel.
- FPGA\_PRELOADED\_DTB\_BASE: Physical address of the flattened device tree blob (DTB). This DT will be used by TF-A for dynamic configuration, so it must describe at least the UART and a GICv3 interrupt controller. The DT gets amended by the code, to potentially add a command line and fill the CPU topology nodes. It will also be passed on to BL33, by putting its address into the x0 register before jumping to the entry point (following the Linux kernel boot protocol). It defaults to 0x80070000, which is 64KB before the BL33 load address.

• FPGA\_PRELOADED\_CMD\_LINE: Physical address of the command line to put into the devicetree blob. Due to the lack of a proper bootloader, a command line can be put somewhere into memory, so that BL31 will detect it and copy it into the DTB passed on to BL33. To avoid random garbage, there needs to be a "CMD:" signature before the actual command line. Defaults to 0x1000, which is normally in the "ROM" space of the typical FPGA image (which can be written by the FPGA payload uploader, but is read-only to the CPU). The FPGA payload tool should be given a text file containing the desired command line, prefixed by the "CMD:" signature.

#### **Building the TF-A image**

```
make PLAT=arm_fgpa DEBUG=1
```

This will use the default load addresses as described above. When those addresses need to differ for a certain setup, they can be passed on the make command line:

```
make PLAT=arm_fgpa DEBUG=1 PRELOADED_BL33_BASE=0x80200000 FPGA_PRELOADED_DTB_

BASE=0x80180000 bl31
```

## Running the TF-A image

After building TF-A, the actual TF-A code will be located in b131.bin in the build directory. Additionally there is a b131.axf ELF file, which contains BL31, as well as some simple ROM trampoline code (required by the Arm FPGA boot flow) and a generic DTB to support most of the FPGA images. This can be simply handed over to the FPGA payload uploader, which will take care of loading the components at their respective load addresses. In addition to this file you need at least a BL33 payload (typically a Linux kernel image), optionally a Linux initrd image file and possibly a command line:

```
fpga-run ... -m bl31.axf -l auto -m Image -l 0x80080000 -m initrd.gz -l 0x84000000 -m cmdline.txt -l 0x1000
```

Copyright (c) 2020, Arm Limited. All rights reserved.


# 6.2.6 Arm Development Platform Build Options

#### **Arm Platform Build Options**

- ARM\_BL31\_IN\_DRAM: Boolean option to select loading of BL31 in TZC secured DRAM. By default, BL31 is in the secure SRAM. Set this flag to 1 to load BL31 in TZC secured DRAM. If TSP is present, then setting this option also sets the TSP location to DRAM and ignores the ARM\_TSP\_RAM\_LOCATION build flag.
- ARM\_CONFIG\_CNTACR: boolean option to unlock access to the CNTBase<N> frame registers by setting the CNTCTLBase.CNTACR<N> register bits. The frame number <N> is defined by PLAT\_ARM\_NSTIMER\_FRAME\_ID, which should match the frame used by the Non-Secure image (normally the Linux kernel). Default is true (access to the frame is allowed).
- ARM\_DISABLE\_TRUSTED\_WDOG: boolean option to disable the Trusted Watchdog. By default, Arm platforms use
  a watchdog to trigger a system reset in case an error is encountered during the boot process (for example, when
  an image could not be loaded or authenticated). The watchdog is enabled in the early platform setup hook at BL1
  and disabled in the BL1 prepare exit hook. The Trusted Watchdog may be disabled at build time for testing or
  development purposes.

- ARM\_LINUX\_KERNEL\_AS\_BL33: The Linux kernel expects registers x0-x3 to have specific values at boot. This boolean option allows the Trusted Firmware to have a Linux kernel image as BL33 by preparing the registers to these values before jumping to BL33. This option defaults to 0 (disabled). For AArch64 RESET\_TO\_BL31 and for AArch32 RESET\_TO\_SP\_MIN must be 1 when using it. If this option is set to 1, ARM\_PRELOADED\_DTB\_BASE must be set to the location of a device tree blob (DTB) already loaded in memory. The Linux Image address must be specified using the PRELOADED\_BL33\_BASE option.
- ARM\_PLAT\_MT: This flag determines whether the Arm platform layer has to cater for the multi-threading MT bit when accessing MPIDR. When this flag is set, the functions which deal with MPIDR assume that the MT bit in MPIDR is set and access the bit-fields in MPIDR accordingly. Default value of this flag is 0. Note that this option is not used on FVP platforms.
- ARM\_RECOM\_STATE\_ID\_ENC: The PSCI1.0 specification recommends an encoding for the construction of composite state-ID in the power-state parameter. The existing PSCI clients currently do not support this encoding of State-ID yet. Hence this flag is used to configure whether to use the recommended State-ID encoding or not. The default value of this flag is 0, in which case the platform is configured to expect NULL in the State-ID field of power-state parameter.
- ARM\_ROTPK\_LOCATION: used when TRUSTED\_BOARD\_BOOT=1. It specifies the location of the ROTPK hash returned by the function plat\_get\_rotpk\_info() for Arm platforms. Depending on the selected option, the proper private key must be specified using the ROT\_KEY option when building the Trusted Firmware. This private key will be used by the certificate generation tool to sign the BL2 and Trusted Key certificates. Available options for ARM\_ROTPK\_LOCATION are:
  - regs: return the ROTPK hash stored in the Trusted root-key storage registers.
  - devel\_rsa: return a development public key hash embedded in the BL1 and BL2 binaries. This hash has
    been obtained from the RSA public key arm\_rotpk\_rsa.der, located in plat/arm/board/common/
    rotpk. To use this option, arm\_rotprivk\_rsa.pem must be specified as ROT\_KEY when creating the
    certificates.
  - devel\_ecdsa: return a development public key hash embedded in the BL1 and BL2 binaries. This hash
    has been obtained from the ECDSA public key arm\_rotpk\_ecdsa.der, located in plat/arm/board/
    common/rotpk. To use this option, arm\_rotprivk\_ecdsa.pem must be specified as ROT\_KEY when
    creating the certificates.
- ARM\_ROTPK\_HASH: used when ARM\_ROTPK\_LOCATION=devel\_\*. Specifies the location of the ROTPK hash. Not expected to be a build option. This defaults to plat/arm/board/common/rotpk/\*\_sha256.bin depending on the specified algorithm. Providing ROT\_KEY enforces generation of the hash from the ROT\_KEY and overwrites the default hash file.
- ARM\_TSP\_RAM\_LOCATION: location of the TSP binary. Options:
  - tsram: Trusted SRAM (default option when TBB is not enabled)
  - tdram: Trusted DRAM (if available)
  - dram: Secure region in DRAM (default option when TBB is enabled, configured by the TrustZone controller)
- ARM\_XLAT\_TABLES\_LIB\_V1: boolean option to compile TF-A with version 1 of the translation tables library instead of version 2. It is set to 0 by default, which selects version 2.
- ARM\_CRYPTOCELL\_INTEG: bool option to enable TF-A to invoke Arm® TrustZone® CryptoCell functionality for Trusted Board Boot on capable Arm platforms. If this option is specified, then the path to the CryptoCell SBROM library must be specified via CCSBROM\_LIB\_PATH flag.
- ARM\_ETHOSN\_NPU\_DRIVER: boolean option to enable a SiP service that can configure an Arm Ethos-N NPU.
  To use this service the target platform's HW\_CONFIG must include the device tree nodes for the NPU. Currently,
  only the Arm Juno platform has this included in its HW\_CONFIG and the platform only loads the HW\_CONFIG in
  AArch64 builds. Default is 0.

- ARM\_SPMC\_MANIFEST\_DTS: path to an alternate manifest file used as the SPMC Core manifest. Valid when SPD=spmd is selected.
- ARM\_BL2\_SP\_LIST\_DTS: Path to DTS file snippet to override the hardcoded SP nodes in tb\_fw\_config.
- OPTEE\_SP\_FW\_CONFIG: DTC build flag to include OP-TEE as SP in tb\_fw\_config device tree. This flag is defined only when ARM\_SPMC\_MANIFEST\_DTS manifest file name contains pattern optee\_sp.
- TS\_SP\_FW\_CONFIG: DTC build flag to include Trusted Services (Crypto and secure-storage) as SP in tb\_fw\_config device tree.
- ARM\_GPT\_SUPPORT: Enable GPT parser to get the entry address and length of the various partitions present in the GPT image. This support is available only for the BL2 component, and it is disabled by default. The following diagram shows the view of the FIP partition inside the GPT image:



FIP as a partiton inside GPT image

For a better understanding of these options, the Arm development platform memory map is explained in the *Firmware Design*.

## **Arm CSS Platform-Specific Build Options**

- CSS\_DETECT\_PRE\_1\_7\_0\_SCP: Boolean flag to detect SCP version incompatibility. Version 1.7.0 of the SCP firmware made a non-backwards compatible change to the MTL protocol, used for AP/SCP communication. TF-A no longer supports earlier SCP versions. If this option is set to 1 then TF-A will detect if an earlier version is in use. Default is 1.
- CSS\_LOAD\_SCP\_IMAGES: Boolean flag, which when set, adds SCP\_BL2 and SCP\_BL2U to the FIP and FWU\_FIP respectively, and enables them to be loaded during boot. Default is 1.
- CSS\_USE\_SCMI\_SDS\_DRIVER: Boolean flag which selects SCMI/SDS drivers instead of SCPI/BOM driver for communicating with the SCP during power management operations and for SCP RAM Firmware transfer. If this option is set to 1, then SCMI/SDS drivers will be used. Default is 0.
- CSS\_SGI\_CHIP\_COUNT: Configures the number of chips on a SGI/RD platform which supports multi-chip operation. If CSS\_SGI\_CHIP\_COUNT is set to any valid value greater than 1, the platform code performs required configuration to support multi-chip operation.
- CSS\_SGI\_PLATFORM\_VARIANT: Selects the variant of a SGI/RD platform. A particular SGI/RD platform may have multiple variants which may differ in core count, cluster count or other peripherals. This build option is used to select the appropriate platform variant for the build. The range of valid values is platform specific.

Copyright (c) 2019-2021, Arm Limited. All rights reserved.

#### 6.2.7 Morello Platform

Morello is an ARMv8-A platform that implements the capability architecture extension. The platform port present at site provides ARMv8-A architecture enablement.

Capability architecture specific changes will be added here

Further information on Morello Platform is available at info

## **Boot Sequence**

The execution begins from SCP\_BL1 which loads the SCP\_BL2 and starts its execution. SCP\_BL2 powers up the AP which starts execution at AP\_BL31. The AP then continues executing and hands off execution to Non-secure world (UEFI).

#### **Build Procedure (TF-A only)**

- Obtain arm toolchain. Set the CROSS COMPILE environment variable to point to the toolchain folder.
- Build TF-A:

```
export CROSS_COMPILE=<path-to-aarch64-gcc>/bin/aarch64-none-elf-
make PLAT=morello all
```

Copyright (c) 2020, Arm Limited. All rights reserved.

# 6.2.8 Diphda Platform

Some of the features of the Diphda platform referenced in TF-A include:

- Cortex-A35 application processor (64-bit mode)
- · Secure Enclave
- GIC-400
- · Trusted Board Boot

# **Boot Sequence**

The board boot relies on CoT (chain of trust). The trusted-firmware-a BL2 is extracted from the FIP and verified by the Secure Enclave processor. BL2 verification relies on the signature area at the beginning of the BL2 image. This area is needed by the SecureEnclave bootloader.

Then, the application processor is released from reset and starts by executing BL2.

BL2 performs the actions described in the trusted-firmware-a TBB design document.

# **Build Procedure (TF-A only)**

- Obtain AArch64 ELF bare-metal target toolchain. Set the CROSS\_COMPILE environment variable to point to the toolchain folder.
- Build TF-A:

```
make LD=aarch64-none-elf-ld \
CC=aarch64-none-elf-gcc \
V=1 \
BUILD_BASE=<path to the build folder> \
PLAT=diphda \
SPD=spmd \
SPMD_SPM_AT_SEL2=0 \
DEBUG=1 \
MBEDTLS_DIR=mbedtls \
OPENSSL_DIR=<path to openssl usr folder> \
RUNTIME_SYSROOT=<path to the sysroot> \
ARCH=aarch64 \
TARGET_PLATFORM=<fpga or fvp> \
ENABLE_PIE=1 \
BL2_AT_EL3=1 \
CREATE_KEYS=1 \
GENERATE_COT=1 \
TRUSTED_BOARD_BOOT=1 \
COT=tbbr \
ARM_ROTPK_LOCATION=devel_rsa \
ROT_KEY=plat/arm/board/common/rotpk/arm_rotprivk_rsa.pem \
BL32=<path to optee binary> \
BL33=<path to u-boot binary> \
b12
```

Copyright (c) 2021, Arm Limited. All rights reserved.

This chapter holds documentation related to Arm's development platforms, including both software models (FVPs) and hardware development boards such as Juno.

Copyright (c) 2021, Arm Limited. All rights reserved.

# 6.3 Deprecated platforms

# 6.3.1 Process of deprecating a platform

Platform can be deprecated and its source can be kept in repository for a cooling off period before deleting it or it can be deleted straight away. For later types Deprecated/Deleted version would be same.

# 6.3.2 List of deprecated platforms

Platform	Vendor	Deprecated version	Deleted version
sgm775	Arm	2.5	2.7
mt6795	MTK	2.5	2.7

# 6.4 Amlogic Meson A113D (AXG)

The Amlogic Meson A113D is a SoC with a quad core Arm Cortex-A53 running at ~1.2GHz. It also contains a Cortex-M3 used as SCP.

This port is a minimal implementation of BL31 capable of booting mainline U-Boot and Linux:

- · SCPI support.
- Basic PSCI support (CPU\_ON, CPU\_OFF, SYSTEM\_RESET, SYSTEM\_OFF). Note that CPU0 can't be turned off, so there is a workaround to hide this from the caller.
- GICv2 driver set up.
- Basic SIP services (read efuse data, enable/disable JTAG).

In order to build it:

```
CROSS_COMPILE=aarch64-none-elf- make DEBUG=1 PLAT=axg [SPD=opteed]
[AML_USE_ATOS=1 when using ATOS as BL32]
```

This port has been tested on a A113D board. After building it, follow the instructions in the U-Boot repository, replacing the mentioned **bl31.img** by the one built from this port.

# 6.5 Amlogic Meson S905 (GXBB)

The Amlogic Meson S905 is a SoC with a quad core Arm Cortex-A53 running at 1.5Ghz. It also contains a Cortex-M3 used as SCP.

This port is a minimal implementation of BL31 capable of booting mainline U-Boot and Linux:

- · SCPI support.
- Basic PSCI support (CPU\_ON, CPU\_OFF, SYSTEM\_RESET, SYSTEM\_OFF). Note that CPU0 can't be turned off, so there is a workaround to hide this from the caller.
- GICv2 driver set up.
- Basic SIP services (read efuse data, enable/disable JTAG).

In order to build it:

```
CROSS_COMPILE=aarch64-linux-gnu- make DEBUG=1 PLAT=gxbb bl31
```

This port has been tested in a ODROID-C2. After building it, follow the instructions in the U-Boot repository, replacing the mentioned **bl31.bin** by the one built from this port.

# 6.6 Amlogic Meson S905x (GXL)

The Amlogic Meson S905x is a SoC with a quad core Arm Cortex-A53 running at 1.5Ghz. It also contains a Cortex-M3 used as SCP.

This port is a minimal implementation of BL31 capable of booting mainline U-Boot and Linux:

- · SCPI support.
- Basic PSCI support (CPU\_ON, CPU\_OFF, SYSTEM\_RESET, SYSTEM\_OFF). Note that CPU0 can't be turned off, so there is a workaround to hide this from the caller.
- GICv2 driver set up.
- Basic SIP services (read efuse data, enable/disable JTAG).

In order to build it:

```
CROSS_COMPILE=aarch64-linux-gnu- make DEBUG=1 PLAT=gxl
```

This port has been tested on a Lepotato. After building it, follow the instructions in the gxlimg repository or U-Boot repository, replacing the mentioned **bl31.img** by the one built from this port.

# 6.7 Amlogic Meson S905X2 (G12A)

The Amlogic Meson S905X2 is a SoC with a quad core Arm Cortex-A53 running at ~1.8GHz. It also contains a Cortex-M3 used as SCP.

This port is a minimal implementation of BL31 capable of booting mainline U-Boot and Linux:

- · SCPI support.
- Basic PSCI support (CPU\_ON, CPU\_OFF, SYSTEM\_RESET, SYSTEM\_OFF). Note that CPU0 can't be turned off, so there is a workaround to hide this from the caller.

- GICv2 driver set up.
- Basic SIP services (read efuse data, enable/disable JTAG).

In order to build it:

```
CROSS_COMPILE=aarch64-linux-gnu- make DEBUG=1 PLAT=g12a
```

This port has been tested on a SEI510 board. After building it, follow the instructions in the gxlimg repository or U-Boot repository, replacing the mentioned **bl31.img** by the one built from this port.

# 6.8 HiKey

HiKey is one of 96boards. Hisilicon Kirin6220 processor is installed on HiKey.

More information are listed in link.

#### 6.8.1 How to build

#### **Code Locations**

- Trusted Firmware-A: link
- OP-TEE link
- edk2: link
- OpenPlatformPkg: link
- 1-loader: link
- atf-fastboot: link

# **Build Procedure**

• Fetch all the above repositories into local host. Make all the repositories in the same \${BUILD\_PATH}.

```
git clone https://github.com/ARM-software/arm-trusted-firmware -b integration git clone https://github.com/OP-TEE/optee_os git clone https://github.com/96boards-hikey/edk2 -b testing/hikey960_v2.5 git clone https://github.com/96boards-hikey/OpenPlatformPkg -b testing/

hikey960_v1.3.4 git clone https://github.com/96boards-hikey/l-loader -b testing/hikey960_v1.2 git clone https://github.com/96boards-hikey/atf-fastboot
```

• Create the symbol link to OpenPlatformPkg in edk2.

```
$cd ${BUILD_PATH}/edk2
$ln -sf ../OpenPlatformPkg
```

- Prepare AARCH64 && AARCH32 toolchain. Prepare python.
- If your hikey hardware is built by CircuitCo, update *OpenPlatformPkg/Platforms/Hisilicon/HiKey/HiKey.dsc* first. (*optional*) console on hikey.\*\*

6.8. HiKey 363

```
DEFINE SERIAL_BASE=0xF8015000
```

If your hikey hardware is built by LeMaker, nothing to do.

• Build it as debug mode. Create your own build script file or you could refer to **build\_uefi.sh** in l-loader git repository.

```
cd {BUILD_PATH}/arm-trusted-firmware sh ../l-loader/build_uefi.sh hikey
```

• Generate l-loader.bin and partition table for aosp. The eMMC capacity is either 8GB or 4GB. Just change "aosp-8g" to "linux-8g" for debian.

```
cd ${BUILD_PATH}/l-loader
ln -sf ${EDK2_OUTPUT_DIR}/FV/bl1.bin
ln -sf ${EDK2_OUTPUT_DIR}/FV/bl2.bin
ln -sf ${BUILD_PATH}/atf-fastboot/build/hikey/${FASTBOOT_BUILD_OPTION}/bl1.bin_

-fastboot.bin
make hikey PTABLE_LST=aosp-8g
```

# 6.8.2 Setup Console

• Install ser2net. Use telnet as the console since UEFI fails to display Boot Manager GUI in minicom. If you don't need Boot Manager GUI, just ignore this section.

```
$sudo apt-get install ser2net
```

• Configure ser2net.

```
$sudo vi /etc/ser2net.conf
```

Append one line for serial-over-USB in below. #ser2net.conf

```
2004:telnet:0:/dev/ttyUSB0:115200 8DATABITS NONE 1STOPBIT banner
```

• Start ser2net

```
$sudo killall ser2net
$sudo ser2net -u
```

· Open the console.

```
$telnet localhost 2004
```

And you could open the console remotely, too.

# 6.8.3 Flash images in recovery mode

- Make sure Pin3-Pin4 on J15 are connected for recovery mode. Then power on HiKey.
- Remove the modemmanager package. This package may cause the idt tool failure.

```
$sudo apt-get purge modemmanager
```

• Run the command to download recovery.bin into HiKey.

```
$sudo python hisi-idt.py -d /dev/ttyUSB1 --img1 recovery.bin
```

• Update images. All aosp or debian images could be fetched from link.

```
$sudo fastboot flash ptable prm_ptable.img
$sudo fastboot flash loader l-loader.bin
$sudo fastboot flash fastboot fip.bin
$sudo fastboot flash boot boot.img
$sudo fastboot flash cache cache.img
$sudo fastboot flash system system.img
$sudo fastboot flash userdata userdata.img
```

## 6.8.4 Boot UEFI in normal mode

- Make sure Pin3-Pin4 on J15 are open for normal boot mode. Then power on HiKey.
- · Reference link

# 6.9 HiKey960

HiKey960 is one of 96boards. Hisilicon Hi3660 processor is installed on HiKey960.

More information are listed in link.

# 6.9.1 How to build

#### **Code Locations**

· Trusted Firmware-A: link

OP-TEE: linkedk2: link

• OpenPlatformPkg: link

• 1-loader: link

6.9. HiKey960 365

#### **Build Procedure**

• Fetch all the above 5 repositories into local host. Make all the repositories in the same \${BUILD PATH}.

```
git clone https://github.com/ARM-software/arm-trusted-firmware -b integration git clone https://github.com/OP-TEE/optee_os git clone https://github.com/96boards-hikey/edk2 -b testing/hikey960_v2.5 git clone https://github.com/96boards-hikey/OpenPlatformPkg -b testing/

hikey960_v1.3.4 git clone https://github.com/96boards-hikey/l-loader -b testing/hikey960_v1.2
```

• Create the symbol link to OpenPlatformPkg in edk2.

```
$cd ${BUILD_PATH}/edk2
$ln -sf ../OpenPlatformPkg
```

- Prepare AARCH64 toolchain.
- If your hikey960 hardware is v1, update *OpenPlatformPkg/Platforms/Hisilicon/HiKey960/HiKey960.dsc* first. (optional)

```
DEFINE SERIAL_BASE=0xFDF05000
```

If your hikey960 hardware is v2 or newer, nothing to do.

• Build it as debug mode. Create script file for build.

```
cd {BUILD_PATH}/arm-trusted-firmware sh ../l-loader/build_uefi.sh hikey960
```

• Generate 1-loader.bin and partition table. Make sure that you're using the sgdisk in the 1-loader directory.

```
cd ${BUILD_PATH}/l-loader
ln -sf ${EDK2_OUTPUT_DIR}/FV/bl1.bin
ln -sf ${EDK2_OUTPUT_DIR}/FV/bl2.bin
ln -sf ${EDK2_OUTPUT_DIR}/FV/fip.bin
ln -sf ${EDK2_OUTPUT_DIR}/FV/BL33_AP_UEFI.fd
make hikey960
```

# 6.9.2 Setup Console

• Install ser2net. Use telnet as the console since UEFI will output window that fails to display in minicom.

```
$sudo apt-get install ser2net
```

• Configure ser2net.

```
$sudo vi /etc/ser2net.conf
```

Append one line for serial-over-USB in #ser2net.conf

```
2004:telnet:0:/dev/ttyUSB0:115200 8DATABITS NONE 1STOPBIT banner
```

• Start ser2net

```
$sudo killall ser2net
$sudo ser2net -u
```

• Open the console.

```
$telnet localhost 2004
```

And you could open the console remotely, too.

# 6.9.3 Boot UEFI in recovery mode

- Fetch that are used in recovery mode. The code location is in below. link
- Prepare recovery binary.

```
$cd tools-images-hikey960
$ln -sf ${BUILD_PATH}/l-loader/l-loader.bin
$ln -sf ${BUILD_PATH}/l-loader/fip.bin
$ln -sf ${BUILD_PATH}/l-loader/recovery.bin
```

· Prepare config file.

```
$vi config
# The content of config file
./sec_usb_xloader.img 0x00020000
./sec_uce_boot.img 0x6A908000
./recovery.bin 0x1AC00000
```

Remove the modemmanager package. This package may causes hikey\_idt tool failure.

```
$sudo apt-get purge modemmanager
```

• Run the command to download recovery.bin into HiKey960.

```
$sudo ./hikey_idt -c config -p /dev/ttyUSB1
```

- UEFI running in recovery mode. When prompt '.' is displayed on console, press hotkey 'f' in keyboard. Then Android fastboot app is running. The timeout of prompt '.' is 10 seconds.
- Update images.

```
$sudo fastboot flash ptable prm_ptable.img
$sudo fastboot flash xloader sec_xloader.img
$sudo fastboot flash fastboot l-loader.bin
$sudo fastboot flash fip fip.bin
$sudo fastboot flash boot boot.img
$sudo fastboot flash cache cache.img
$sudo fastboot flash system system.img
$sudo fastboot flash userdata userdata.img
```

• Notice: UEFI could also boot kernel in recovery mode, but BL31 isn't loaded in recovery mode.

6.9. HiKey960 367

# 6.9.4 Boot UEFI in normal mode

- Make sure "Boot Mode" switch is OFF for normal boot mode. Then power on HiKey960.
- · Reference link

# 6.10 Intel Agilex SoCFPGA

Agilex SoCFPGA is a FPGA with integrated quad-core 64-bit Arm Cortex A53 processor.

Upon boot, Boot ROM loads bl2 into OCRAM. Bl2 subsequently initializes the hardware, then loads bl31 and bl33 (UEFI) into DDR and boots to bl33.

Boot ROM --> Trusted Firmware-A --> UEFI

#### 6.10.1 How to build

#### **Code Locations**

- Trusted Firmware-A: link
- UEFI (to be updated with new upstreamed UEFI): link

#### **Build Procedure**

- Fetch all the above 2 repositories into local host. Make all the repositories in the same \${BUILD\_PATH}.
- Prepare the AARCH64 toolchain.
- Build UEFI using Agilex platform as configuration This will be updated to use an updated UEFI using the latest EDK2 source

```
make CROSS_COMPILE=aarch64-linux-gnu- device=agx
```

• Build atf providing the previously generated UEFI as the BL33 image

```
make CROSS_COMPILE=aarch64-linux-gnu- bl2 fip PLAT=agilex
BL33=PEI.ROM
```

#### **Install Procedure**

- dd fip.bin to a A2 partition on the MMC drive to be booted in Agilex board.
- Generate a SOF containing bl2

aarch64-linux-gnu-objcopy -I binary -O ihex --change-addresses 0xffe00000 bl2.bin bl2.hex
quartus\_cpf --bootloader bl2.hex <quartus\_generated\_sof> <output\_sof\_with\_bl2>

• Configure SOF to board

nios2-configure-sof <output\_sof\_with\_bl2>

# 6.10.2 Boot trace

```
INFO:
         DDR: DRAM calibration success.
INFO:
         ECC is disabled.
NOTICE: BL2: v2.1(debug)
NOTICE: BL2: Built
INFO:
         BL2: Doing platform setup
NOTICE: BL2: Booting BL31
        Entry point address = 0xffe1c000
INFO:
INFO:
         SPSR = 0x3cd
NOTICE: BL31: v2.1(debug)
NOTICE: BL31: Built
INFO:
        ARM GICv2 driver initialized
INFO:
         BL31: Initializing runtime services
WARNING: BL31: cortex_a53
INFO:
        BL31: Preparing for EL3 exit to normal world
INFO:
         Entry point address = 0x50000
INFO:
         SPSR = 0x3c9
```

# 6.11 Intel Stratix 10 SoCFPGA

Stratix 10 SoCFPGA is a FPGA with integrated quad-core 64-bit Arm Cortex A53 processor.

Upon boot, Boot ROM loads bl2 into OCRAM. Bl2 subsequently initializes the hardware, then loads bl31 and bl33 (UEFI) into DDR and boots to bl33.

```
Boot ROM --> Trusted Firmware-A --> UEFI
```

# 6.11.1 How to build

#### **Code Locations**

- Trusted Firmware-A: link
- UEFI (to be updated with new upstreamed UEFI): link

#### **Build Procedure**

- Fetch all the above 2 repositories into local host. Make all the repositories in the same \${BUILD\_PATH}.
- Prepare the AARCH64 toolchain.
- Build UEFI using Stratix 10 platform as configuration This will be updated to use an updated UEFI using the latest EDK2 source

```
make CROSS_COMPILE=aarch64-linux-gnu- device=s10
```

• Build atf providing the previously generated UEFI as the BL33 image

```
make CROSS_COMPILE=aarch64-linux-gnu- bl2 fip PLAT=stratix10
BL33=PEI.ROM
```

#### **Install Procedure**

- dd fip.bin to a A2 partition on the MMC drive to be booted in Stratix 10 board.
- Generate a SOF containing bl2

```
aarch64-linux-gnu-objcopy -I binary -O ihex --change-addresses 0xffe00000 bl2.bin bl2.hex
quartus_cpf --bootloader bl2.hex <quartus_generated_sof> <output_sof_with_bl2>
```

· Configure SOF to board

```
nios2-configure-sof <output_sof_with_bl2>
```

#### 6.11.2 Boot trace

```
DDR: DRAM calibration success.
INFO:
INFO:
         ECC is disabled.
INFO:
         Init HPS NOC's DDR Scheduler.
NOTICE: BL2: v2.0(debug):v2.0-809-g7f8474a-dirty
NOTICE: BL2: Built : 17:38:19, Feb 18 2019
         BL2: Doing platform setup
INFO:
         BL2: Loading image id 3
INFO:
INFO:
        Loading image id=3 at address 0xffe1c000
         Image id=3 loaded: 0xffe1c000 - 0xffe24034
INFO:
INFO:
        BL2: Loading image id 5
        Loading image id=5 at address 0x50000
INFO:
INFO:
         Image id=5 loaded: 0x50000 - 0x550000
NOTICE: BL2: Booting BL31
         Entry point address = 0xffe1c000
INFO:
INFO:
         SPSR = 0x3cd
NOTICE: BL31: v2.0(debug):v2.0-810-g788c436-dirty
NOTICE: BL31: Built : 15:17:16, Feb 20 2019
INFO:
         ARM GICv2 driver initialized
         BL31: Initializing runtime services
INFO:
WARNING: BL31: cortex_a53: CPU workaround for 855873 was missing!
INFO:
         BL31: Preparing for EL3 exit to normal world
INFO:
         Entry point address = 0x50000
         SPSR = 0x3c9
INFO:
UEFI firmware (version 1.0 built at 11:26:18 on Nov 7 2018)
```

# 6.12 Marvell

## 6.12.1 TF-A Build Instructions for Marvell Platforms

This section describes how to compile the Trusted Firmware-A (TF-A) project for Marvell's platforms.

#### **Build Instructions**

(1) Set the cross compiler

```
> export CROSS_COMPILE=/path/to/toolchain/aarch64-linux-gnu-
```

(2) Set path for FIP images:

Set U-Boot image path (relatively to TF-A root or absolute path)

```
> export BL33=path/to/u-boot.bin
```

For example: if U-Boot project (and its images) is located at ~/project/u-boot, BL33 should be ~/project/u-boot/u-boot.bin

**Note:** *u-boot.bin* should be used and not *u-boot-spl.bin* 

Set MSS/SCP image path (mandatory only for A7K/8K/CN913x when MSS\_SUPPORT=1)

```
> export SCP_BL2=path/to/mrvl_scp_bl2*.img
```

(3) Armada-37x0 build requires WTP tools installation.

See below in the section "Tools and external components installation". Install ARM 32-bit cross compiler, which is required for building WTMI image for CM3

```
> sudo apt-get install gcc-arm-linux-gnueabi
```

(4) Clean previous build residuals (if any)

```
> make distclean
```

(5) Build TF-A

There are several build options:

• PLAT

Supported Marvell platforms are:

- a3700 A3720 DB, EspressoBin and Turris MOX
- a70x0
- a70x0 amc AMC board
- a80x0
- a80x0\_mcbin MacchiatoBin
- a80x0\_puzzle IEI Puzzle-M801
- t9130 CN913x
- t9130\_cex7\_eval CN913x CEx7 Evaluation Board
- DEBUG

Default is without debug information (=0). in order to enable it use DEBUG=1. Must be disabled when building UART recovery images due to current console driver implementation that is not compatible with Xmodem protocol used for boot image download.

#### • LOG LEVEL

Defines the level of logging which will be purged to the default output port.

- 0 LOG LEVEL NONE
- 10 LOG LEVEL ERROR
- 20 LOG LEVEL NOTICE (default for DEBUG=0)
- 30 LOG LEVEL WARNING
- 40 LOG\_LEVEL\_INFO (default for DEBUG=1)
- 50 LOG\_LEVEL\_VERBOSE

#### • USE\_COHERENT\_MEM

This flag determines whether to include the coherent memory region in the BL memory map or not. Enabled by default.

## • LLC\_ENABLE

Flag defining the LLC (L3) cache state. The cache is enabled by default (LLC\_ENABLE=1).

#### • LLC SRAM

Flag enabling the LLC (L3) cache SRAM support. The LLC SRAM is activated and used by Trusted OS (OP-TEE OS, BL32). The TF-A only prepares CCU address translation windows for SRAM address range at BL31 execution stage with window target set to DRAM-0. When Trusted OS activates LLC SRAM, the CCU window target is changed to SRAM. There is no reason to enable this feature if OP-TEE OS built with CFG\_WITH\_PAGER=n. Only set LLC\_SRAM=1 if OP-TEE OS is built with CFG\_WITH\_PAGER=y.

## • MARVELL\_SECURE\_BOOT

Build  $trusted(=1)/non \ trusted(=0)$  image, default is non trusted. This parameter is used only for  $mrvl_flash$  and  $mrvl_uart$  targets.

#### • MV DDR PATH

This parameter is required for mrvl\_flash and mrvl\_uart targets. For A7K/8K/CN913x it is used for BLE build and for Armada37x0 it used for ddr\_tool build.

Specify path to the full checkout of Marvell mv-ddr-marvell git repository. Checkout must contain also .git subdirectory because mv-ddr build process calls git commands.

Do not remove any parts of git checkout becuase build process and other applications need them for correct building and version determination.

#### CN913x specific build options:

#### • CP\_NUM

Total amount of CPs (South Bridge) connected to AP. When the parameter is omitted, the build uses the default number of CPs, which is a number of embedded CPs inside the package: 1 or 2 depending on the SoC used. The parameter is valid for OcteonTX2 CN913x SoC family (PLAT=t9130), which can have external CPs connected to the MCI ports. Valid values with CP\_NUM are in a range of 1 to 3.

#### A7K/8K/CN913x specific build options:

# • BLE\_PATH

Points to BLE (Binary ROM extension) sources folder. The parameter is optional, its default value is plat/marvell/armada/a8k/common/ble which uses TF-A in-tree BLE implementation.

#### MSS SUPPORT

When MSS\_SUPPORT=1, then TF-A includes support for Management SubSystem (MSS). When enabled it is required to specify path to the MSS firmware image via SCP\_BL2 option.

This option is by default enabled.

#### • SCP\_BL2

Specify path to the MSS fimware image binary which will run on Cortex-M3 coprocessor. It is available in Marvell binaries-marvell git repository. Required when MSS\_SUPPORT=1.

Armada37x0 specific build options:

#### • HANDLE\_EA\_EL3\_FIRST

When HANDLE\_EA\_EL3\_FIRST=1, External Aborts and SError Interrupts will be always trapped in TF-A. TF-A in this case enables dirty hack / workaround for a bug found in U-Boot and Linux kernel PCIe controller driver pci-aardvark.c, traps and then masks SError interrupt caused by AXI SLVERR on external access (syndrome 0xbf000002).

Otherwise when HANDLE\_EA\_EL3\_FIRST=0, these exceptions will be trapped in the current exception level (or in EL1 if the current exception level is EL0). So exceptions caused by U-Boot will be trapped in U-Boot, exceptions caused by Linux kernel (or user applications) will be trapped in Linux kernel.

Mentioned bug in pci-aardvark.c driver is fixed in U-Boot version v2021.07 and Linux kernel version v5.13 (workarounded since Linux kernel version 5.9) and also backported in Linux kernel stable releases since versions v5.12.13, v5.10.46, v5.4.128, v4.19.198, v4.14.240.

If target system has already patched version of U-Boot and Linux kernel then it is strongly recommended to not enable this workaround as it disallows propagating of all External Aborts to running Linux kernel and makes correctable errors as fatal aborts.

This option is now disabled by default. In past this option was enabled by default in TF-A versions v2.2, v2.3, v2.4 and v2.5.

#### • CM3\_SYSTEM\_RESET

When CM3\_SYSTEM\_RESET=1, the Cortex-M3 secure coprocessor will be used for system reset.

TF-A will send command 0x0009 with a magic value via the rWTM mailbox interface to the Cortex-M3 secure coprocessor. The firmware running in the coprocessor must either implement this functionality or ignore the 0x0009 command (which is true for the firmware from A3700-utils-marvell repository). If this option is enabled but the firmware does not support this command, an error message will be printed prior trying to reboot via the usual way.

This option is needed on Turris MOX as a workaround to a HW bug which causes reset to sometime hang the board.

#### A3720\_DB\_PM\_WAKEUP\_SRC

For Armada 3720 Development Board only, when A3720\_DB\_PM\_WAKEUP\_SRC=1, TF-A will setup PM wake up src configuration. This option is disabled by default.

Armada37x0 specific build options for mrvl\_flash and mrvl\_uart targets:

#### DDR TOPOLOGY

The DDR topology map index/name, default is 0.

# **Supported Options:**

0 - DDR3 1CS 512MB (DB-88F3720-DDR3-Modular, EspressoBin V3-V5)

- 1 DDR4 1CS 512MB (DB-88F3720-DDR4-Modular)
- 2 DDR3 2CS 1GB (EspressoBin V3-V5)
- 3 DDR4 2CS 4GB (DB-88F3720-DDR4-Modular)
- 4 DDR3 1CS 1GB (DB-88F3720-DDR3-Modular, EspressoBin V3-V5)
- 5 DDR4 1CS 1GB (EspressoBin V7, EspressoBin-Ultra)
- 6 DDR4 2CS 2GB (EspressoBin V7)
- 7 DDR3 2CS 2GB (EspressoBin V3-V5)
- CUST CUSTOMER BOARD (Customer board settings)

#### CLOCKSPRESET

The clock tree configuration preset including CPU and DDR frequency, default is CPU\_800\_DDR\_800.

- CPU\_600\_DDR\_600 CPU at 600 MHz, DDR at 600 MHz
- CPU 800 DDR 800 CPU at 800 MHz, DDR at 800 MHz
- CPU 1000 DDR 800 CPU at 1000 MHz, DDR at 800 MHz
- CPU\_1200\_DDR\_750 CPU at 1200 MHz, DDR at 750 MHz

Look at Armada37x0 chip package marking on board to identify correct CPU frequency. The last line on package marking (next line after the 88F37x0 line) should contain:

- C080 or I080 chip with 800 MHz CPU use CLOCKSPRESET=CPU\_800\_DDR\_800
- C100 or I100 chip with 1000 MHz CPU use CLOCKSPRESET=CPU\_1000\_DDR\_800
- C120 chip with 1200 MHz CPU use CLOCKSPRESET=CPU\_1200\_DDR\_750

#### BOOTDEV

The flash boot device, default is SPINOR.

Currently, Armada37x0 only supports SPINOR, SPINAND, EMMCNORM and SATA:

- SPINOR SPI NOR flash boot
- SPINAND SPI NAND flash boot
- EMMCNORM eMMC Download Mode

Download boot loader or program code from eMMC flash into CM3 or CA53 Requires full initialization and command sequence

- SATA - SATA device boot

Image needs to be stored at disk LBA 0 or at disk partition with MBR type 0x4d (ASCII 'M' as in Marvell) or at disk partition with GPT name MARVELL BOOT PARTITION.

#### • PARTNUM

The boot partition number, default is 0.

To boot from eMMC, the value should be aligned with the parameter in U-Boot with name of CONFIG\_SYS\_MMC\_ENV\_PART, whose value by default is 1. For details about CONFIG\_SYS\_MMC\_ENV\_PART, please refer to the U-Boot build instructions.

• WTMI\_IMG

The path of the binary can point to an image which does nothing, an image which supports EFUSE or a customized CM3 firmware binary. The default image is fuse.bin that built from sources in WTP folder, which is the next option. If the default image is OK, then this option should be skipped.

Please note that this is not a full WTMI image, just a main loop without hardware initialization code. Final WTMI image is built from this WTMI\_IMG binary and sys-init code from the WTP directory which sets DDR and CPU clocks according to DDR\_TOPOLOGY and CLOCKSPRESET options.

CZ.NIC as part of Turris project released free and open source WTMI application firmware wtmi\_app.bin for all Armada 3720 devices. This firmware includes additional features like access to Hardware Random Number Generator of Armada 3720 SoC which original Marvell's fuse.bin image does not have.

CZ.NIC's Armada 3720 Secure Firmware is available at website:

https://gitlab.nic.cz/turris/mox-boot-builder/

#### • WTP

Specify path to the full checkout of Marvell A3700-utils-marvell git repository. Checkout must contain also .git subdirectory because WTP build process calls git commands.

WTP build process uses also Marvell mv-ddr-marvell git repository specified in MV\_DDR\_PATH option.

Do not remove any parts of git checkout becuase build process and other applications need them for correct building and version determination.

#### CRYPTOPP\_PATH

Use this parameter to point to Crypto++ source code directory. If this option is specified then Crypto++ source code in CRYPTOPP\_PATH directory will be automatically compiled. Crypto++ library is required for building WTP image tool. Either CRYPTOPP\_PATH or CRYPTOPP\_LIBDIR with CRYPTOPP\_INCDIR needs to be specified for Armada37x0.

#### • CRYPTOPP\_LIBDIR

Use this parameter to point to the directory with compiled Crypto++ library. By default it points to the CRYPTOPP\_PATH.

## • CRYPTOPP\_INCDIR

Use this parameter to point to the directory with header files of Crypto++ library. By default it points to the CRYPTOPP PATH.

For example, in order to build the image in debug mode with log level up to 'notice' level run

```
> make DEBUG=1 USE_COHERENT_MEM=0 LOG_LEVEL=20 PLAT=<MARVELL_PLATFORM> mrvl_flash
```

And if we want to build a Armada37x0 image in debug mode with log level up to 'notice' level, the image has the preset CPU at 1000 MHz, preset DDR3 at 800 MHz, the DDR topology of DDR4 2CS, the image boot from SPI NOR flash partition 0, and the image is non trusted in WTP, the command line is as following

```
> make DEBUG=1 USE_COHERENT_MEM=0 LOG_LEVEL=20 CLOCKSPRESET=CPU_1000_DDR_800 \
    MARVELL_SECURE_BOOT=0 DDR_TOPOLOGY=3 BOOTDEV=SPINOR PARTNUM=0 PLAT=a3700 \
    MV_DDR_PATH=/path/to/mv-ddr-marvell/ WTP=/path/to/A3700-utils-marvell/ \
    CRYPTOPP_PATH=/path/to/cryptopp/ BL33=/path/to/u-boot.bin \
    all fip mrvl_bootimage mrvl_flash mrvl_uart
```

To build just TF-A without WTMI image (useful for A3720 Turris MOX board), run following command:

```
> make USE_COHERENT_MEM=0 PLAT=a3700 CM3_SYSTEM_RESET=1 BL33=/path/to/u-boot.bin \
CROSS_COMPILE=aarch64-linux-gnu- mrvl_bootimage
```

Here is full example how to build production release of Marvell firmware image (concatenated binary of Marvell's A3720 sys-init, CZ.NIC's Armada 3720 Secure Firmware, TF-A and U-Boot) for EspressoBin board (PLAT=a3700) with 1GHz CPU (CLOCKSPRESET=CPU\_1000\_DDR\_800) and 1GB DDR4 RAM (DDR\_TOPOLOGY=5):

Produced Marvell firmware flash image: trusted-firmware-a/build/a3700/release/flash-image.bin

#### **Special Build Flags**

- PLAT\_RECOVERY\_IMAGE\_ENABLE When set this option to enable secondary recovery function when build atf. In order to build UART recovery image this operation should be disabled for A7K/8K/CN913x because of hardware limitation (boot from secondary image can interrupt UART recovery process). This MACRO definition is set in plat/marvell/armada/a8k/common/include/platform\_def.h file.
- DDR32 In order to work in 32bit DDR, instead of the default 64bit ECC DDR, this flag should be set to 1.

For more information about build options, please refer to the *Build Options* document.

#### **Build output**

Marvell's TF-A compilation generates 8 files:

- ble.bin BLe image (not available for Armada37x0)
- bl1.bin BL1 image
- bl2.bin BL2 image
- bl31.bin BL31 image
- fip.bin FIP image (contains BL2, BL31 & BL33 (U-Boot) images)
- boot-image.bin TF-A image (contains BL1 and FIP images)
- flash-image.bin Flashable Marvell firmware image. For Armada37x0 it contains TIM, WTMI and boot-image.bin images. For other platforms it contains BLe and boot-image.bin images. Should be placed on the boot flash/device.

• uart-images.tgz.bin - GZIPed TAR archive which contains Armada37x0 images for booting via UART. Could be loaded via Marvell's WtpDownload tool from A3700-utils-marvell repository.

Additional make target mrvl\_bootimage produce boot-image.bin file. Target mrvl\_flash produce final flash-image.bin file and target mrvl\_uart produce uart-images.tgz.bin file.

#### Tools and external components installation

## Armada37x0 Builds require installation of additional components

(1) ARM cross compiler capable of building images for the service CPU (CM3). This component is usually included in the Linux host packages. On Debian/Ubuntu hosts the default GNU ARM tool chain can be installed using the following command

```
> sudo apt-get install gcc-arm-linux-gnueabi
```

Only if required, the default tool chain prefix arm-linux-gnueabi- can be overwritten using the environment variable CROSS\_CM3. Example for BASH shell

```
> export CROSS_CM3=/opt/arm-cross/bin/arm-linux-gnueabi
```

- (2) DDR initialization library sources (mv\_ddr) available at the following repository (use the "master" branch):
  - https://github.com/MarvellEmbeddedProcessors/mv-ddr-marvell.git
- (3) Armada3700 tools available at the following repository (use the "master" branch):
  - https://github.com/MarvellEmbeddedProcessors/A3700-utils-marvell.git
- (4) Crypto++ library available at the following repository:
  - https://github.com/weidai11/cryptopp.git
- (5) Optional CZ.NIC's Armada 3720 Secure Firmware:
  - https://gitlab.nic.cz/turris/mox-boot-builder.git

## Armada70x0, Armada80x0 and CN913x Builds require installation of additional components

- (1) DDR initialization library sources (mv\_ddr) available at the following repository (use the "master" branch): https://github.com/MarvellEmbeddedProcessors/mv-ddr-marvell.git
- (2) MSS Management SubSystem Firmware available at the following repository (use the "binaries-marvell-armada-SDK10.0.1.0" branch):
  - https://github.com/MarvellEmbeddedProcessors/binaries-marvell.git

# 6.12.2 TF-A Porting Guide for Marvell Platforms

This section describes how to port TF-A to a customer board, assuming that the SoC being used is already supported in TF-A.

#### **Source Code Structure**

- The customer platform specific code shall reside under plat/marvell/armada/<soc family>/<soc>\_cust (e.g. 'plat/marvell/armada/a8k/a7040\_cust').
- The platform name for build purposes is called <soc>\_cust (e.g. a7040\_cust).
- The build system will reuse all files from within the soc directory, and take only the porting files from the customer platform directory.

Files that require porting are located at plat/marvell/armada/<soc family>/<soc>\_cust directory.

# Armada-70x0/Armada-80x0 Porting

#### SoC Physical Address Map (marvell plat config.c)

This file describes the SoC physical memory mapping to be used for the CCU, IOWIN, AXI-MBUS and IOB address decode units (Refer to the functional spec for more details).

In most cases, using the default address decode windows should work OK.

In cases where a special physical address map is needed (e.g. Special size for PCIe MEM windows, large memory mapped SPI flash...), then porting of the SoC memory map is required.

**Note:** For a detailed information on how CCU, IOWIN, AXI-MBUS & IOB work, please refer to the SoC functional spec, and under docs/plat/marvell/armada/misc/mvebu-[ccu/iob/amb/io-win].rst files.

# boot loader recovery (marvell\_plat\_config.c)

· Background:

Boot rom can skip the current image and choose to boot from next position if a specific value (0xDEADB002) is returned by the ble main function. This feature is used for boot loader recovery by booting from a valid flash-image saved in next position on flash (e.g. address 2M in SPI flash).

## Supported options to implement the skip request are:

- GPIO
- I2C
- User defined
- Porting:

Under marvell plat config.c, implement struct skip image that includes specific board parameters.

Warning: To disable this feature make sure the struct skip\_image is not implemented.

# • Example:

In A7040-DB specific implementation (plat/marvell/armada/a8k/a70x0/board/marvell\_plat\_config.c), the image skip is implemented using GPIO: mpp 33 (SW5).

Before resetting the board make sure there is a valid image on the next flash address:

-tftp [valid address] flash-image.bin -sf update [valid address] 0x2000000 [size]

Press reset and keep pressing the button connected to the chosen GPIO pin. A skip image request message is printed on the screen and boot rom boots from the saved image at the next position.

#### DDR Porting (dram port.c)

This file defines the dram topology and parameters of the target board.

The DDR code is part of the BLE component, which is an extension of ARM Trusted Firmware (TF-A).

The DDR driver called mv\_ddr is released separately apart from TF-A sources.

The BLE and consequently, the DDR init code is executed at the early stage of the boot process.

Each supported platform of the TF-A has its own DDR porting file called dram\_port.c located at atf/plat/marvell/armada/a8k/<platform>/board directory.

Please refer to '<path\_to\_mv\_ddr\_sources>/doc/porting\_guide.txt' for detailed porting description.

The build target directory is "build/<platform>/release/ble".

#### Comphy Porting (phy-porting-layer.h or phy-default-porting-layer.h)

• Background: Some of the comphy's parameters value depend on the HW connection between the SoC and the PHY. Every board type has specific HW characteristics like wire length. Due to those differences some comphy parameters vary between board types. Therefore each board type can have its own list of values for all relevant comphy parameters. The PHY porting layer specifies which parameters need to be suited and the board designer should provide relevant values.

The PHY porting layer simplifies updating static values per board type, which are now grouped in one place.

**Note:** The parameters for the same type of comphy may vary even for the same board type, it is because the lanes from comphy-x to some PHY may have different HW characteristic than lanes from comphy-y to the same (multiplexed) or other PHY.

Porting: The porting layer for PHY was introduced in TF-A. There is one file drivers/marvell/comphy/phy-default-porting-layer.h which contains the defaults. Those default parameters are used only if there is no appropriate phy-porting-layer.h file under: plat/marvell/armada/<soc family>/
cplatform>/board/phy-porting-layer.h. If the phy-porting-layer.h exists, the phy-default-porting-layer.h is not going to be included.

**Warning:** Not all comphy types are already reworked to support the PHY porting layer, currently the porting layer is supported for XFI/SFI and SATA comphy types.

The easiest way to prepare the PHY porting layer for custom board is to copy existing example to a new platform:

- cp plat/marvell/armada/a8k/a80x0/board/phy-porting-layer.h
   "plat/marvell/armada/<soc family>/<platform>/board/phy-porting-layer.h"
- adjust relevant parameters or
- if different comphy index is used for specific feature, move it to proper table entry and then adjust.

**Note:** The final table size with comphy parameters can be different, depending on the CP module count for given SoC type.

• Example: Example porting layer for armada-8040-db is under: plat/marvell/armada/a8k/a80x0/board/phy-porting-layer.h

**Note:** If there is no PHY porting layer for new platform (missing phy-porting-layer.h), the default values are used (drivers/marvell/comphy/phy-default-porting-layer.h) and the user is warned:

Warning: "Using default comphy parameters - it may be required to suit them for your board".

# 6.12.3 Address decoding flow and address translation units of Marvell Armada 8K SoC family

+	
<b>⇔</b> +	
	++ +
	Memory +
→DRAM CS	•
	Controller   +
<u> </u>	1 00110202202
AP DMA	++
	+
→	++
	T
→	Mamazzz
MCI-0/1	Memory
	+   Controller   +
	+ Translaton   AP 🚨
<u>←</u>	
	+
Configuration	
++	+
⇒Space	
	+
<u> </u>	•
	l +
+-  translation   Lookup	+
	T
→NI 3II	(continues on next nece)

(continues on next page)

(continued from previous page)

				(contin	ued from previous page)
	++	I		I	+
	++	I	10	)	+
→+     +	-  SMMU +	+	Wi	ndows +	AP <sub>-</sub>
→MCI0/1	translation	+	+   Lo	okup	+
<u> </u>	+		I	ı	+
<u></u>			1	'	· 
→AP STM	I		I	+	<sub>u</sub>
+					+
AP	I		+-+	+	
+					
'					
CP	+	+	+	+	+
	I			+	SB CFG
Space	DIOB	·	·	ı	
<u> </u>		ı	700		1
 	Windows		IOB	I	+
 	Control		Windows	+	SB PCIe-0
	I		Lookup	I	+
	+	+			+
	1			+	+ SB <sub>-</sub>
→NAND	I		++	+	+
<u></u>	I		I		u
	1		1		
	I		I		ш
		-+	++	+	+
Network Engine →SPI-1	1 1			+	SB SPI-0/
Security Engine	e   PCIe, MSS	I	RUNIT	I	+
SATA, USB	DMA	1	Windows	;	+
+     SD/eMMC	1 1	1	Lookup	+	SB <sub></sub>
→Device Bus					(continues on next page)

(continues on next page)

(continued from previous page)

# 6.12.4 AMB - AXI MBUS address decoding

AXI to M-bridge decoding unit driver for Marvell Armada 8K and 8K+ SoCs.

The Runit offers a second level of address windows lookup. It is used to map transaction towards the CD BootROM, SPI0, SPI1 and Device bus (NOR).

The Runit contains eight configurable windows. Each window defines a contiguous, address space and the properties associated with that address space.

Unit	Bank	ATTR
Device-Bus	DEV_BOOT_CS	0x2F
	DEV_CS0	0x3E
	DEV_CS1	0x3D
	DEV_CS2	0x3B
	DEV_CS3	0x37
SPI-0	SPI_A_CS0	0x1E
	SPI_A_CS1	0x5E
	SPI_A_CS2	0x9E
	SPI_A_CS3	0xDE
	SPI_A_CS4	0x1F
	SPI_A_CS5	0x5F
	SPI_A_CS6	0x9F
	SPI_A_CS7	0xDF
SPI	SPI_B_CS0	0x1A
	SPI_B_CS1	0x5A
	SPI_B_CS2	0x9A
	SPI_B_CS3	0xDA
BOOT_ROM	BOOT_ROM	0x1D
UART	UART	0x01

## **Mandatory functions**

• marvell\_get\_amb\_memory\_map Returns the AMB windows configuration and the number of windows

# **Mandatory structures**

- amb\_memory\_map Array that include the configuration of the windows. Every window/entry is a struct which has 2 parameters:
  - Base address of the window
  - Attribute of the window

## **Examples**

```
struct addr_map_win amb_memory_map[] = {
     {0xf900, AMB_DEV_CS0_ID},
};
```

# 6.12.5 Marvell CCU address decoding bindings

CCU configuration driver (1st stage address translation) for Marvell Armada 8K and 8K+ SoCs.

The CCU node includes a description of the address decoding configuration.

## **Mandatory functions**

• marvell\_get\_ccu\_memory\_map Return the CCU windows configuration and the number of windows of the specific AP.

# **Mandatory structures**

- ccu\_memory\_map Array that includes the configuration of the windows. Every window/entry is a struct which has 3 parameters:
  - Base address of the window
  - Size of the window
  - Target-ID of the window

# **Example**

# 6.12.6 Marvell IO WIN address decoding bindings

IO Window configuration driver (2nd stage address translation) for Marvell Armada 8K and 8K+ SoCs.

The IO WIN includes a description of the address decoding configuration.

Transactions that are decoded by CCU windows as IO peripheral, have an additional layer of decoding. This additional address decoding layer defines one of the following targets:

- 0x0 = BootRom
- 0x1 = STM (Serial Trace Macro-cell, a programmer's port into trace stream)
- 0x2 = SPI direct access
- 0x3 = PCIe registers
- 0x4 = MCI Port
- 0x5 = PCIe port

# **Mandatory functions**

 marvell\_get\_io\_win\_memory\_map Returns the IO windows configuration and the number of windows of the specific AP.

# **Mandatory structures**

- io\_win\_memory\_map Array that include the configuration of the windows. Every window/entry is a struct which has 3 parameters:
  - Base address of the window
  - Size of the window
  - Target-ID of the window

#### **Example**

# 6.12.7 Marvell IOB address decoding bindings

IO bridge configuration driver (3rd stage address translation) for Marvell Armada 8K and 8K+ SoCs.

The IOB includes a description of the address decoding configuration.

IOB supports up to n (in CP110 n=24) windows for external memory transaction. When a transaction passes through the IOB, its address is compared to each of the enabled windows. If there is a hit and it passes the security checks, it is advanced to the target port.

#### **Mandatory functions**

• marvell\_get\_iob\_memory\_map Returns the IOB windows configuration and the number of windows

#### **Mandatory structures**

- **iob\_memory\_map** Array that includes the configuration of the windows. Every window/entry is a struct which has 3 parameters:
  - Base address of the window
  - Size of the window
  - Target-ID of the window

#### **Target ID options**

- 0x0 = Internal configuration space
- 0x1 = MCI0
- 0x2 = PEX1 X1
- $0x3 = PEX2_X1$
- 0x4 = PEX0 X4
- 0x5 = NAND flash
- **0x6** = RUNIT (NOR/SPI/BootRoom)
- 0x7 = MCI1

#### **Example**

# 6.13 MediaTek 8183

MediaTek 8183 (MT8183) is a 64-bit ARM SoC introduced by MediaTek in early 2018. The chip incorporates eight cores - four Cortex-A53 little cores and Cortex-A73. Both clusters can operate at up to 2 GHz.

# 6.13.1 Boot Sequence

```
Boot Rom --> Coreboot --> TF-A BL31 --> Depthcharge --> Linux Kernel
```

#### 6.13.2 How to Build

make CROSS\_COMPILE=aarch64-linux-gnu- PLAT=mt8183 DEBUG=1

# 6.14 MediaTek 8192

MediaTek 8192 (MT8192) is a 64-bit ARM SoC introduced by MediaTek in 2020. The chip incorporates eight cores - four Cortex-A55 little cores and Cortex-A76. Cortex-A76 can operate at up to 2.2 GHz. Cortex-A55 can operate at up to 2 GHz.

# 6.14.1 Boot Sequence

```
Boot Rom --> Coreboot --> TF-A BL31 --> Depthcharge --> Linux Kernel
```

# 6.14.2 How to Build

make CROSS\_COMPILE=aarch64-linux-gnu- PLAT=mt8192 DEBUG=1 COREBOOT=1

# 6.15 MediaTek 8195

MediaTek 8195 (MT8195) is a 64-bit ARM SoC introduced by MediaTek in 2021. The chip incorporates eight cores - four Cortex-A55 little cores and Cortex-A76. Cortex-A76 can operate at up to 2.2 GHz. Cortex-A55 can operate at up to 2.0 GHz.

# 6.15.1 Boot Sequence

Boot Rom --> Coreboot --> TF-A BL31 --> Depthcharge --> Linux Kernel

## 6.15.2 How to Build

make CROSS\_COMPILE=aarch64-linux-gnu- PLAT=mt8195 DEBUG=1 COREBOOT=1

# 6.16 NVIDIA Tegra

#### • T194

T194 has eight NVIDIA Carmel CPU cores in a coherent multi-processor configuration. The Carmel cores support the ARM Architecture version 8.2, executing both 64-bit AArch64 code, and 32-bit AArch32 code. The Carmel processors are organized as four dual-core clusters, where each cluster has a dedicated 2 MiB Level-2 unified cache. A high speed coherency fabric connects these processor complexes and allows heterogeneous multi-processing with all eight cores if required.

#### • T186

The NVIDIA® Parker (T186) series system-on-chip (SoC) delivers a heterogeneous multi-processing (HMP) solution designed to optimize performance and efficiency.

T186 has Dual NVIDIA Denver 2 ARM® CPU cores, plus Quad ARM Cortex®-A57 cores, in a coherent multiprocessor configuration. The Denver 2 and Cortex-A57 cores support ARMv8, executing both 64-bit Aarch64 code, and 32-bit Aarch32 code including legacy ARMv7 applications. The Denver 2 processors each have 128 KB Instruction and 64 KB Data Level 1 caches; and have a 2MB shared Level 2 unified cache. The Cortex-A57 processors each have 48 KB Instruction and 32 KB Data Level 1 caches; and also have a 2 MB shared Level 2 unified cache. A high speed coherency fabric connects these two processor complexes and allows heterogeneous multi-processing with all six cores if required.

Denver is NVIDIA's own custom-designed, 64-bit, dual-core CPU which is fully Armv8-A architecture compatible. Each of the two Denver cores implements a 7-way superscalar microarchitecture (up to 7 concurrent micro-ops can be executed per clock), and includes a 128KB 4-way L1 instruction cache, a 64KB 4-way L1 data cache, and a 2MB 16-way L2 cache, which services both cores.

Denver implements an innovative process called Dynamic Code Optimization, which optimizes frequently used software routines at runtime into dense, highly tuned microcode-equivalent routines. These are stored in a dedicated, 128MB main-memory-based optimization cache. After being read into the instruction cache, the optimized micro-ops are executed, re-fetched and executed from the instruction cache as long as needed and capacity allows.

Effectively, this reduces the need to re-optimize the software routines. Instead of using hardware to extract the instruction-level parallelism (ILP) inherent in the code, Denver extracts the ILP once via software techniques, and then executes those routines repeatedly, thus amortizing the cost of ILP extraction over the many execution instances.

Denver also features new low latency power-state transitions, in addition to extensive power-gating and dynamic voltage and clock scaling based on workloads.

#### • T210

T210 has Quad Arm® Cortex®-A57 cores in a switched configuration with a companion set of quad Arm Cortex-A53 cores. The Cortex-A57 and A53 cores support Armv8-A, executing both 64-bit Aarch64 code, and 32-bit Aarch32 code including legacy Armv7-A applications. The Cortex-A57 processors each have 48 KB Instruction and 32 KB Data Level 1 caches; and have a 2 MB shared Level 2 unified cache. The Cortex-A53 processors each have 32 KB Instruction and 32 KB Data Level 1 caches; and have a 512 KB shared Level 2 unified cache.

## 6.16.1 Directory structure

• plat/nvidia/tegra/common - Common code for all Tegra SoCs

6.16. NVIDIA Tegra 387

• plat/nvidia/tegra/soc/txxx - Chip specific code

# 6.16.2 Trusted OS dispatcher

Tegra supports multiple Trusted OS'.

- Trusted Little Kernel (TLK): In order to include the 'tlkd' dispatcher in the image, pass 'SPD=tlkd' on the command line while preparing a bl31 image.
- Trusty: In order to include the 'trusty' dispatcher in the image, pass 'SPD=trusty' on the command line while preparing a bl31 image.

This allows other Trusted OS vendors to use the upstream code and include their dispatchers in the image without changing any makefiles.

These are the supported Trusted OS' by Tegra platforms.

· Tegra210: TLK and Trusty

• Tegra186: Trusty

• Tegra194: Trusty

## 6.16.3 Scatter files

Tegra platforms currently support scatter files and ld.S scripts. The scatter files help support ARMLINK linker to generate BL31 binaries. For now, there exists a common scatter file, plat/nvidia/tegra/scat/bl31.scat, for all Tegra SoCs. The *LINKER* build variable needs to point to the ARMLINK binary for the scatter file to be used. Tegra platforms have verified BL31 image generation with ARMCLANG (compilation) and ARMLINK (linking) for the Tegra186 platforms.

# 6.16.4 Preparing the BL31 image to run on Tegra SoCs

```
CROSS_COMPILE=<path-to-aarch64-gcc>/bin/aarch64-none-elf- make PLAT=tegra \
TARGET_SOC=<target-soc e.g. t194|t186|t210> SPD=<dispatcher e.g. trusty|tlkd>
bl31
```

Platforms wanting to use different TZDRAM\_BASE, can add TZDRAM\_BASE=<value> to the build command line.

The Tegra platform code expects a pointer to the following platform specific structure via 'x1' register from the BL2 layer which is used by the bl31\_early\_platform\_setup() handler to extract the TZDRAM carveout base and size for loading the Trusted OS and the UART port ID to be used. The Tegra memory controller driver programs this base/size in order to restrict NS accesses.

typedef struct plat\_params\_from\_bl2 { /\* TZ memory size / uint64\_t tzdram\_size; / TZ memory base / uint64\_t tzdram\_base; / UART port ID \*/ int uart\_id; /\* L2 ECC parity protection disable flag \*/ int l2\_ecc\_parity\_prot\_dis; /\* SHMEM base address for storing the boot logs \*/ uint64\_t boot\_profiler\_shmem\_base; } plat\_params\_from\_bl2\_t;

# 6.16.5 Power Management

The PSCI implementation expects each platform to expose the 'power state' parameter to be used during the 'SYSTEM SUSPEND' call. The state-id field is implementation defined on Tegra SoCs and is preferably defined by tegra\_def.h.

# 6.16.6 Tegra configs

'tegra\_enable\_12\_ecc\_parity\_prot': This flag enables the L2 ECC and Parity Protection bit, for Arm Cortex-A57
CPUs, during CPU boot. This flag will be enabled by Tegrs SoCs during 'Cluster power up' or 'System Suspend'
exit.

# 6.17 NXP i.MX7 WaRP7

The Trusted Firmware-A port for the i.MX7Solo WaRP7 implements BL2 at EL3. The i.MX7S contains a BootROM with a High Assurance Boot (HAB) functionality. This functionality provides a mechanism for establishing a root-of-trust from the reset vector to the command-line in user-space.

#### 6.17.1 Boot Flow

BootROM -> TF-A BL2 -> BL32(OP-TEE) -> BL33(U-Boot) -> Linux

In the WaRP7 port we encapsulate OP-TEE, DTB and U-Boot into a FIP. This FIP is expected and required

#### 6.17.2 Build Instructions

We need to use a file generated by u-boot in order to generate a .imx image the BootROM will boot. It is therefore \_required\_ to build u-boot before TF-A and furthermore it is \_recommended\_ to use the mkimage in the u-boot/tools directory to generate the TF-A .imx image.

#### **U-Boot**

https://git.linaro.org/landing-teams/working/mbl/u-boot.git

```
git checkout -b rms-atf-optee-uboot linaro-mbl/rms-atf-optee-uboot
make warp7_bl33_defconfig;
make u-boot.imx arch=ARM CROSS_COMPILE=arm-linux-gnueabihf-
```

#### **OP-TEE**

https://github.com/OP-TEE/optee\_os.git

make ARCH=arm CROSS\_COMPILE=arm-linux-gnueabihf- PLATFORM=imx PLATFORM\_FLAVOR=mx7swarp7\_

ARCH=arm CFG\_PAGEABLE\_ADDR=0 CFG\_DT\_ADDR=0x83000000 CFG\_NS\_ENTRY\_ADDR=0x87800000

#### TF-A

https://github.com/ARM-software/arm-trusted-firmware.git

The following commands assume that a directory exits in the top-level TFA build directory "fiptool\_images". "fiptool\_images" contains

- u-boot.bin The binary output from the u-boot instructions above
- tee-header\_v2.bin
- tee-pager\_v2.bin
- tee-pageable\_v2.bin Binary outputs from the previous OPTEE build steps

It is also assumed copy of mbedtls is available on the path path ../mbedtls https://github.com/ARMmbed/mbedtls.git At the time of writing HEAD points to 0592ea772aee48ca1e6d9eb84eca8e143033d973

```
mkdir fiptool_images
cp /path/to/optee/out/arm-plat-imx/core/tee-header_v2.bin fiptool_images
cp /path/to/optee/out/arm-plat-imx/core/tee-pager_v2.bin fiptool_images
cp /path/to/optee/out/arm-plat-imx/core/tee-pageable_v2.bin fiptool_images

make CROSS_COMPILE=${CROSS_COMPILE} PLAT=warp7 ARCH=aarch32 ARM_ARCH_MAJOR=7 \
    ARM_CORTEX_A7=yes AARCH32_SP=optee PLAT_WARP7_UART=1 GENERATE_COT=1 \
    TRUSTED_BOARD_BOOT=1 USE_TBBR_DEFS=1 MBEDTLS_DIR=../mbedtls \
    NEED_BL32=yes BL32=fiptool_images/tee-header_v2.bin \
    BL32_EXTRA1=fiptool_images/tee-pageable_v2.bin \
    BL32_EXTRA2=fiptool_images/tee-pageable_v2.bin \
    BL33=fiptool_images/u-boot.bin certificates all

/path/to/u-boot/tools/mkimage -n /path/to/u-boot/u-boot.cfgout -T imximage -e 0x9df00000_
    -d ./build/warp7/debug/bl2.bin ./build/warp7/debug/bl2.bin.imx
```

# **FIP**

```
cp /path/to/uboot/u-boot.bin fiptool_images
cp /path/to/linux/arch/boot/dts/imx7s-warp.dtb fiptool_images
tools/cert_create/cert_create -n --rot-key "build/warp7/debug/rot_key.pem" \
           --tfw-nvctr 0 \
           --ntfw-nvctr 0 \
           --trusted-key-cert fiptool_images/trusted-key-cert.key-crt \
           --tb-fw=build/warp7/debug/bl2.bin \
           --tb-fw-cert fiptool_images/trusted-boot-fw.key-crt\
           --tos-fw fiptool_images/tee-header_v2.bin \
           --tos-fw-cert fiptool_images/tee-header_v2.bin.crt \
           --tos-fw-key-cert fiptool_images/tee-header_v2.bin.key-crt \
           --tos-fw-extral fiptool_images/tee-pager_v2.bin \
           --tos-fw-extra2 fiptool_images/tee-pageable_v2.bin \
           --nt-fw fiptool_images/u-boot.bin \
           --nt-fw-cert fiptool_images/u-boot.bin.crt \
           --nt-fw-key-cert fiptool_images/u-boot.bin.key-crt \
           --hw-config fiptool_images/imx7s-warp.dtb
```

(continues on next page)

(continued from previous page)

```
tools/fiptool/fiptool create --tos-fw fiptool_images/tee-header_v2.bin \
    --tos-fw-extra1 fiptool_images/tee-pager_v2.bin \
    --tos-fw-extra2 fiptool_images/tee-pageable_v2.bin \
    --nt-fw fiptool_images/u-boot.bin \
    --hw-config fiptool_images/imx7s-warp.dtb \
    --tos-fw-cert fiptool_images/tee-header_v2.bin.crt \
    --tos-fw-key-cert fiptool_images/tee-header_v2.bin.key-crt \
    --nt-fw-cert fiptool_images/u-boot.bin.crt \
    --nt-fw-key-cert fiptool_images/u-boot.bin.key-crt \
    --trusted-key-cert fiptool_images/trusted-key-cert.key-crt \
    --tb-fw-cert fiptool_images/trusted-boot-fw.key-crt warp7.fip
```

# 6.17.3 Deploy Images

First place the WaRP7 into UMS mode in u-boot this should produce an entry in /dev like /dev/disk/by-id/usb-Linux\_UMS\_disk\_0\_WaRP7-0xf42400d3000001d4-0:0

```
=> ums 0 mmc 0
```

Next flash bl2.imx and warp7.fip

bl2.imx is flashed @ 1024 bytes warp7.fip is flash @ 1048576 bytes

```
sudo dd if=bl2.bin.imx of=/dev/disk/by-id/usb-Linux_UMS_disk_0_WaRP7-0xf42400d3000001d4-

→0\:0 bs=512 seek=2 conv=notrunc

# Offset is 1MB 1048576 => 1048576 / 512 = 2048

sudo dd if=./warp7.fip of=/dev/disk/by-id/usb-Linux_UMS_disk_0_WaRP7-0xf42400d3000001d4-

→0\:0 bs=512 seek=2048 conv=notrunc
```

Remember to umount the USB device pefore proceeding

```
sudo\ umount\ /dev/disk/by-id/usb-Linux\_UMS\_disk\_0\_WaRP7-0xf42400d3000001d4-0 \verb|\| :0* |
```

# 6.17.4 Signing BL2

A further step is to sign BL2.

The image\_sign.sh and bl2\_sign.csf files alluded to blow are available here.

https://github.com/bryanodonoghue/atf-code-signing

It is suggested you use this script plus the example CSF file in order to avoid hard-coding data into your CSF files.

Download both "image\_sign.sh" and "bl2\_sign.csf" to your arm-trusted-firmware top-level directory.

```
#!/bin/bash
SIGN=image_sign.sh
TEMP=`pwd`/temp
BL2_CSF=bl2_sign.csf
BL2_IMX=bl2.bin.imx
CST_PATH=/path/to/cst-2.3.2
CST_BIN=${CST_PATH}/linux64/cst
```

(continues on next page)

(continued from previous page)

```
#Remove temp
rm -rf ${TEMP}
mkdir ${TEMP}
# Generate IMX header
/path/to/u-boot/tools/mkimage -n u-boot.cfgout.warp7 -T imximage -e 0x9df00000 -d ./
-build/warp7/debug/bl2.bin ./build/warp7/debug/bl2.bin.imx > ${TEMP}/${BL2_IMX}.log
# Copy required items to $TEMP
cp build/warp7/debug/bl2.bin.imx ${TEMP}
cp ${CST_PATH}/keys/* ${TEMP}
cp ${CST_PATH}/crts/* ${TEMP}
cp ${BL2_CSF} ${TEMP}
# Generate signed BL2 image
./${SIGN} image_sign_mbl_binary ${TEMP} ${BL2_CSF} ${BL2_IMX} ${CST_BIN}
# Copy signed BL2 to top-level directory
cp ${TEMP}/${BL2_IMX}-signed .
cp ${BL2_RECOVER_CSF} ${TEMP}
```

The resulting bl2.bin.imx-signed can replace bl2.bin.imx in the Deploy Images section above, once done.

Suggested flow for verifying.

- 1. Followed all previous steps above and verify a non-secure ATF boot
- 2. Down the NXP Code Singing Tool
- 3. Generate keys
- 4. Program the fuses on your board
- 5. Replace bl2.bin.imx with bl2.bin.imx-signed
- 6. Verify inside u-boot that "hab\_status" shows no events
- 7. Subsequently close your board.

If you have HAB events @ step 6 - do not lock your board.

To get a good over-view of generating keys and programming the fuses on the board read "High Assurance Boot for Dummies" by Boundary Devices.

https://boundarydevices.com/high-assurance-boot-hab-dummies/

# 6.18 NXP i.MX 8 Series

The i.MX 8 series of applications processors is a feature- and performance-scalable multi-core platform that includes single-, dual-, and quad-core families based on the Arm® Cortex® architecture—including combined Cortex-A72 + Cortex-A53, Cortex-A35, and Cortex-M4 based solutions for advanced graphics, imaging, machine vision, audio, voice, video, and safety-critical applications.

The i.MX8QM is with 2 Cortex-A72 ARM core, 4 Cortex-A53 ARM core and 1 Cortex-M4 system controller.

The i.MX8QX is with 4 Cortex-A35 ARM core and 1 Cortex-M4 system controller.

The System Controller (SC) represents the evolution of centralized control for system-level resources on i.MX8. The heart of the system controller is a Cortex-M4 that executes system controller firmware.

# 6.18.1 Boot Sequence

Bootrom -> BL31 -> BL33(u-boot) -> Linux kernel

## 6.18.2 How to build

#### **Build Procedure**

- Prepare AARCH64 toolchain.
- · Build System Controller Firmware and u-boot firstly, and get binary images: scfw\_tcm.bin and u-boot.bin
- · Build TF-A

Build bl31:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=<Target_SoC> bl31
```

Target\_SoC should be "imx8qm" for i.MX8QM SoC. Target\_SoC should be "imx8qx" for i.MX8QX SoC.

## **Deploy TF-A Images**

TF-A binary(bl31.bin), scfw\_tcm.bin and u-boot.bin are combined together to generate a binary file called flash.bin, the imx-mkimage tool is used to generate flash.bin, and flash.bin needs to be flashed into SD card with certain offset for BOOT ROM. The system controller firmware, u-boot and imx-mkimage will be upstreamed soon, this doc will be updated once they are ready, and the link will be posted.

## 6.19 NXP i.MX 8M Series

The i.MX 8M family of applications processors based on Arm Corte-A53 and Cortex-M4 cores provide high-performance computing, power efficiency, enhanced system reliability and embedded security needed to drive the growth of fast-growing edge node computing, streaming multimedia, and machine learning applications.

imx8mq is dropped in TF-A CI build due to the small OCRAM size, but still actively maintained in NXP official release.

# 6.19.1 Boot Sequence

Bootrom -> SPL -> BL31 -> BL33(u-boot) -> Linux kernel

## 6.19.2 How to build

## **Build Procedure**

- Prepare AARCH64 toolchain.
- Build spl and u-boot firstly, and get binary images: u-boot-spl.bin, u-boot-nodtb.bin and dtb for the target board.
- · Build TF-A

Build bl31:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=<Target_SoC> bl31
```

Target\_SoC should be "imx8mq" for i.MX8MQ SoC. Target\_SoC should be "imx8mm" for i.MX8MM SoC. Target\_SoC should be "imx8mm" for i.MX8MN SoC. Target\_SoC should be "imx8mp" for i.MX8MP SoC.

#### **Deploy TF-A Images**

TF-A binary(bl31.bin), u-boot-spl.bin u-boot-nodtb.bin and dtb are combined together to generate a binary file called flash.bin, the imx-mkimage tool is used to generate flash.bin, and flash.bin needs to be flashed into SD card with certain offset for BOOT ROM. the u-boot and imx-mkimage will be upstreamed soon, this doc will be updated once they are ready, and the link will be posted.

## 6.19.3 TBBR Boot Sequence

When setting NEED\_BL2=1 on imx8mm. We support an alternative way of boot sequence to support TBBR.

Bootrom -> SPL -> BL2 -> BL31 -> BL33(u-boot with UEFI) -> grub

This helps us to fulfill the SystemReady EBBR standard. BL2 will be in the FIT image and SPL will verify it. All of the BL3x will be put in the FIP image. BL2 will verify them. In U-boot we turn on the UEFI secure boot features so it can verify grub. And we use grub to verify linux kernel.

## 6.20 NXP QorlQ® LS1043A

The QorIQ® LS1043A processor is NXP's first quad-core, 64-bit Arm®-based processor for embedded networking. The LS1023A (two core version) and the LS1043A (four core version) deliver greater than 10 Gbps of performance in a flexible I/O package supporting fanless designs. This SoC is a purpose-built solution for small-form-factor networking and industrial applications with BOM optimizations for economic low layer PCB, lower cost power supply and single clock design. The new 0.9V versions of the LS1043A and LS1023A deliver addition power savings for applications such as Wireless LAN and to Power over Ethernet systems.

# 6.20.1 LS1043ARDB Specification:

#### Memory subsystem:

- 2GByte DDR4 SDRAM (32bit bus)
- 128 Mbyte NOR flash single-chip memory
- 512 Mbyte NAND flash
- 16 Mbyte high-speed SPI flash
- SD connector to interface with the SD memory card

#### **Ethernet:**

- XFI 10G port
- QSGMII with 4x 1G ports
- Two RGMII ports

#### PCIe:

- PCIe2 (Lanes C) to mini-PCIe slot
- PCIe3 (Lanes D) to PCIe slot

USB 3.0: two super speed USB 3.0 type A ports

UART: supports two UARTs up to 115200 bps for console

More information are listed in 1s1043.

# 6.20.2 Boot Sequence

Bootrom -> TF-A BL1 -> TF-A BL2 -> TF-A BL1 -> TF-A BL31 -> BL32(Tee OS) -> TF-A BL31 -> BL33(u-boot) -> Linux kernel

## 6.20.3 How to build

#### **Build Procedure**

- Prepare AARCH64 toolchain.
- Build u-boot and OPTee firstly, and get binary images: u-boot.bin and tee.bin
- Build TF-A for Nor boot

Build bl1:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=ls1043 bl1
```

# Build fip:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=ls1043 fip \
BL33=u-boot.bin NEED_BL32=yes BL32=tee.bin SPD=opteed
```

#### **Deploy TF-A Images**

• Deploy TF-A images on Nor flash Alt Bank.

```
=> tftp 82000000 bl1.bin
=> pro off all;era 64100000 +$filesize;cp.b 82000000 64100000 $filesize
=> tftp 82000000 fip.bin
=> pro off all;era 64120000 +$filesize;cp.b 82000000 64120000 $filesize
```

Then change to Alt bank and boot up TF-A:

```
=> cpld reset altbank
```

# **6.21 NXP Reference Development Platforms**

## 6.21.1 1. NXP SoCs - Overview


The QorIQ family of ARM based SoCs that are supported on TF-A are:

- 1. LX2160ARDB: Platform Name:
  - a. lx2160ardb (Board details can be fetched from the link: lx2160ardb)


## 1.1. Table of supported boot-modes by each platform & platform that needs FIP-DDR:

	BOOT_MODE->	qspi	nor	nand	emmc	flexspi_n	orflexspi_na	anfiqo_ddr
	PLAT							needed
1	1x2160ardb yes				yes	yes		yes
1.								

#### 1.2. Boot Sequence



## 1.3. Boot Sequence with FIP-DDR



## 6.21.2 2. How to build

## 2.1. Code Locations

OP-TEE: link U-Boot: link RCW: link

• ddr-phy-binary: Required by platforms that need fip-ddr. link

• cst: Required for TBBR. link

#### 2.2. Build Procedure

- Fetch all the above repositories into local host.
- Prepare AARCH64 toolchain and set the environment variable "CROSS\_COMPILE".

```
export CROSS_COMPILE=.../bin/aarch64-linux-gnu-
```

- Build RCW. Refer README from the respective cloned folder for more details.
- Build u-boot and OPTee firstly, and get binary images: u-boot.bin and tee.bin. For u-boot you can use the cplatform>\_tfa\_defconfig for build.
- Copy/clone the repo "ddr-phy-binary" to the tfa directory for platform needing ddr-fip.
- Below are the steps to build TF-A images for the supported platforms.

## 2.2.1. Compilation steps without BL32

#### BUILD BL2:

## -To compile

```
make PLAT=$PLAT \
BOOT_MODE=<platform_supported_boot_mode> \
RCW=$RCW_BIN \
pbl
```

**BUILD FIP:** 

```
make PLAT=$PLAT \
BOOT_MODE=<platform_supported_boot_mode> \
RCW=$RCW_BIN \
BL33=$UBOOT_SECURE_BIN \
pbl \
fip
```

#### 2.2.2. Compilation steps with BL32

#### **BUILD BL2:**

-To compile

```
make PLAT=$PLAT \
BOOT_MODE=<platform_supported_boot_mode> \
RCW=$RCW_BIN \
BL32=$TEE_BIN SPD=opteed\
pbl
```

#### **BUILD FIP:**

```
make PLAT=$PLAT \
BOOT_MODE=<platform_supported_boot_mode> \
RCW=$RCW_BIN \
BL32=$TEE_BIN SPD=opteed\
BL33=$UBOOT_SECURE_BIN \
pbl \
fip
```

## 2.2.3. BUILD fip-ddr (Mandatory for certain platforms, refer table above):

-To compile additional fip-ddr for selected platforms(Refer above table if the platform needs fip-ddr).

```
make PLAT=<platform_name> fip-ddr
```

# 6.21.3 3. Deploy ATF Images

Note: The size in the standard uboot commands for copy to nor, qspi, nand or sd should be modified based on the binary size of the image to be copied.

• Deploy ATF images on flexspi-Nor flash Alt Bank from U-Boot prompt. – Commands to flash images for bl2\_xxx.pbl and fip.bin.

- Next step is valid for platform where FIP-DDR is needed.

- Then reset to alternate bank to boot up ATF.

```
qixisreset altbank;
```

• Deploy ATF images on SD/eMMC from U-Boot prompt. – file\_size\_in\_block\_sizeof\_512 = (Size\_of\_bytes\_tftp / 512)

- Then reset to sd/emmc to boot up ATF from sd/emmc as boot-source.

```
qixisreset <sd or emmc>;
```

#### 6.21.4 4. Trusted Board Boot:

For TBBR, the binary name changes:

Boot Type	BL2	FIP	FIP-DDR
Normal Boot	bl2_ <boot_mode>.pbl</boot_mode>	fip.bin	ddr_fip.bin
TBBR Boot	bl2_ <boot_mode>_sec.pbl</boot_mode>	fip.bin	ddr_fip_sec.bin

Refer nxp-ls-tbbr.rst for detailed user steps.

# 6.21.5 Steps to blow fuses on NXP LS SoC:

• Enable POVDD – Refer board GSG(Getting Started Guide) for the steps to enable POVDD. – Once the POVDD is enabled, make sure to set variable POVDD\_ENABLE := yes, in the platform.mk.

	Platform	Jumper	Switch	LED to Verify	Through GPIO Pin (=number)
1.	lx2160ardb	J9			no
2.	lx2160aqds	J35			no
3.	lx2162aqds	J35	SW9[4] = 1	D15	no

• SFP registers to be written to:

	Platform	OTPMKR0OTPMKR7	SRKHR0SRKHR7
1.	lx2160ardb/lx2160aqds/lx2	1602abpc802340x1e80250	0x1e802540x1e80270

• At U-Boot prompt, verify that SNVS register - HPSR, whether OTPMK was written, already:

	Platform	OTPMK_ZERO_BIT(=val	u <b>©</b> )NVS_HPSR_REG
1.	lx2160ardb/lx2160aqds/lx2	1622aqdes1 means not blown, =0 means blown)	0x01E90014

From u-boot prompt:

## - Check for the OTPMK.

md \$SNVS\_HPSR\_REG

Command Output:
 01e90014: 88000900

In case it is read as 00000000, then read this register using jtag (in...development mode only through CW tap).
 +0 +4 +8 +C
[0x01E90014] 88000900

Note: OTPMK\_ZERO\_BIT is 1, indicating that the OTPMK is not blown.

-Check for the SRK Hash. .. code:: shell

md \$SRKHR0 0x10

Note: Zero means that SRK hash is not blown.

• If not blown, then from the U-Boot prompt, using following commands: – Provision the OTPMK.

```
      mw.l $OTPMKR0
      <OTMPKR_0_32Bit_val>

      mw.l $OTPMKR1
      <OTMPKR_1_32Bit_val>

      mw.l $OTPMKR2
      <OTMPKR_2_32Bit_val>

      mw.l $OTPMKR3
      <OTMPKR_4_32Bit_val>

      mw.l $OTPMKR4
      <OTMPKR_5_32Bit_val>

      mw.l $OTPMKR6
      <OTMPKR_6_32Bit_val>

      mw.l $OTPMKR7
      <OTMPKR_7_32Bit_val>
```

- Provision the SRK Hash.

```
mw.l $SRKHR0 <SRKHR_0_32Bit_val>
mw.l $SRKHR1 <SRKHR_1_32Bit_val>
mw.l $SRKHR2 <SRKHR_2_32Bit_val>
mw.l $SRKHR3 <SRKHR_3_32Bit_val>
mw.l $SRKHR4 <SRKHR_4_32Bit_val>
mw.l $SRKHR5 <SRKHR_5_32Bit_val>
mw.l $SRKHR6 <SRKHR_6_32Bit_val>
mw.l $SRKHR7 <SRKHR_7_32Bit_val>

mw.l $SRKHR7 <SRKHR_7_32Bit_val>
```

- At U-Boot prompt, verify that SNVS registers for OTPMK are correctly written:
  - Check for the OTPMK.

```
md $SNVS_HPSR_REG

Command Output:
    01e90014: 80000900

OTPMK_ZERO_BIT is zero, indicating that the OTPMK is blown.

Note: In case it is read as 00000000, then read this register using jtag...

(in development mode only through CW tap).
```

- Check for the SRK Hash. For example, if following SRK hash is written:

SFP SRKHR0 = fdc2fed4 SFP SRKHR1 = 317f569e SFP SRKHR2 = 1828425c SFP SRKHR3 = e87b5cfd SFP SRKHR4 = 34beab8f SFP SRKHR5 = df792a70 SFP SRKHR6 = 2dff85e1 SFP SRKHR7 = 32a29687,

then following would be the value on dumping SRK hash.

```
md $SRKHR0 0x10
```

(continues on next page)

Command Output:

01e80254: d4fec2fd 9e567f31 5c422818 fd5c7be8 ....1.V..(B\.{\.
01e80264: 8fabbe34 702a79df e185ff2d 8796a232 4....y\*p-...2...

Note: SRK Hash is visible in plain based on the SFP Block Endianness.

- Caution: Donot proceed to the next step, until you are sure that OTPMK and SRKH are correctly blown from above steps. After the next step, there is no turning back. Fuses will be burnt, which cannot be undo.
- Write SFP\_INGR[INST] with the PROGFB(0x2) instruction to blow the fuses. User need to save the SRK key pair and OTPMK Key forever, to continue using this board.

	Platform	SFP_INGR_REG SFP_WRITE_DATE_FRM_MIRROR_REG	TO_FUSE
1.	lx2160ardb/lx2160aq	ds/dx/2116800/20   0x2	

```
md $SFP_INGR_REG $SFP_WRITE_DATE_FRM_MIRROR_REG_TO_FUSE
```

• On reset, if the SFP register were read from u-boot, it will show the following: - Check for the OTPMK.

```
md $SNVS_HPSR_REG

Command Output:
    01e90014: 80000900

In case it is read as 000000000, then read this register using jtag (in_development mode only through CW tap).
    +0 +4 +8 +C
    [0x01E90014] 80000900

Note: OTPMK_ZERO_BIT is zero, indicating that the OTPMK is blown.
```

- SRK Hash

```
md $SRKHR0 0x10

Command Output:
    01e80254: d4fec2fd 9e567f31 5c422818 fd5c7be8 ....1.V..(B\.{\.
    01e80264: 8fabbe34 702a79df e185ff2d 8796a232 4....y*p-...2...

Note: SRK Hash is visible in plain based on the SFP Block Endianness.
```

# 6.21.6 Second method to do the fuse provisoning:

This method is used for quick way to provision fuses. Typically used by those who needs to provision number of boards.

• Enable POVDD: – Refer the table above to enable POVDD.

Note: If GPIO Pin supports enabling POVDD, it can be done through the below input\_fuse\_file.

- Once the POVDD is enabled, make sure to set variable POVDD\_ENABLE := yes, in the platform.mk.
- User need to populate the "input\_fuse\_file", corresponding to the platform for:
  - OTPMK SRKH

Table of fuse provisioning input file for every supported platform:

	Platform	FUSE_PROV_FILE	
1.	lx2160ardb/lx2160aqds/lx2	l ହେଁ ସମୁକ୍ତିକ୍ _DIR}/input_files/gen_fusescr/ls2088_1088/input	_fuse_file

• Create the TF-A binary with FUSE\_PROG=1.

• Deployment: – Refer the nxp-layerscape.rst for deploying TF-A images. – Deploying fip fuse.bin:

For Flexspi-Nor:

```
tftp 82000000 $path/fuse_fip.bin;
i2c mw 66 50 20;sf probe 0:0; sf erase 0x880000 +$filesize; sf write

→0x82000000 0x880000 $filesize;

For SD or eMMC [file_size_in_block_sizeof_512 = (Size_of_bytes_tftp /

→512)]:
```

```
tftp 82000000 $path/fuse_fip.bin;
mmc write 82000000 0x4408 <file_size_in_block_sizeof_512>;
```

• Valiation:

	Platform	Error_Register   Er-
		ror_Register_Address
1	lx2160ardb/lx2160aqds/lx2162aqds	DCFG scratch 4 register
1.		0x01EE020C

At the U-Boot prompt, check DCFG scratch 4 register for any error.

## 6.21.7 NXP Platforms:

TRUSTED\_BOARD\_BOOT option can be enabled by specifying TRUSTED\_BOARD\_BOOT=1 on command line during make.

## Bare-Minimum Preparation to run TBBR on NXP Platforms:

• OTPMK(One Time Programable Key) needs to be burnt in fuses. – It is the 256 bit key that stores a secret value used by the NXP SEC 4.0 IP in Trusted or Secure mode.

Note: It is primarily for the purpose of decrypting additional secrets stored in system non-volatile memory.

- NXP CST tool gives an option to generate it.

Use the below command from directory 'cst', with correct options.

```
./gen_otpmk_drbg
```

• SRKH (Super Root Key Hash) needs to be burnt in fuses. – It is the 256 bit hash of the list of the public keys of the SRK key pair. – NXP CST tool gives an option to generate the RSA key pair and its hash.

Use the below command from directory 'cst', with correct options.

```
./gen_keys
```

Refer fuse frovisioning readme 'nxp-ls-fuse-prov.rst' for steps to blow these keys.

#### Two options are provided for TRUSTED BOARD BOOT:

## 6.21.8 Option 1: CoT using X 509 certificates

- This CoT is as provided by ARM.
- To use this option user needs to specify mbedtld dir path in MBEDTLS\_DIR.
- To generate CSF header, path of CST repository needs to be specified as CST\_DIR
- CSF header is embedded to each of the BL2 image.
- GENERATE\_COT=1 adds the tool 'cert\_create' to the build environment to generate: X509 Certificates as (.crt) files. X509 Pem key file as (.pem) files.
- SAVE\_KEYS=1 saves the keys and certificates, if GENERATE\_COT=1. For this to work, file name for cert and keys are provided as part of compilation or build command.

- default file names will be used, incase not provided as part compilation or build command. default folder 'BUILD PLAT' will be used to store them.
- ROTPK for x.509 certificates is generated and embedded in bl2.bin and verified as part of CoT by Boot ROM during secure boot.
- Compilation steps:

#### All Images

## Additional FIP\_DDR Image (For NXP platforms like lx2160a)

```
make PLAT=$PLAT TRUSTED_BOARD_BOOT=1 GENERATE_COT=1 MBEDTLS_DIR=$MBEDTLS_PATH fip_

ddr

Note: make target 'fip_ddr' should never be combine with other make target 'fip',

pbl' & 'bl2'.
```

# 6.21.9 Option 2: CoT using NXP CSF headers.

- This option is automatically selected when TRUSTED\_BOARD\_BOOT is set but MBEDTLS\_DIR path is not specified.
- CSF header is embedded to each of the BL31, BL32 and BL33 image.
- To generate CSF header, path of CST repository needs to be specified as CST\_DIR
- Default input files for CSF header generation is added in this repo.
- Default input file requires user to generate RSA key pair named srk.pri, and srk.pub, and add them in ATF repo. These keys can be generated using gen\_keys tool of CST.
- $\bullet$  To change the input file , user can use the options BL33\_INPUT\_FILE, BL31\_INPUT\_FILE, BL31\_INPUT\_FILE
- There are 2 paths in secure boot flow: Development Mode (sb en in RCW = 1, SFP->OSPR, ITS = 0)
  - In this flow , even on ROTPK comparison failure, flow would continue. However SNVS is transitioned to non-secure state
  - Production mode (SFP->OSPR, ITS = 1)
    - Any failure is fatal failure
- Compilation steps:

#### **All Images**

```
make PLAT=$PLAT TRUSTED_BOARD_BOOT=1 CST_DIR=$CST_DIR_PATH \
BOOT_MODE=<platform_supported_boot_mode> \
(continues on next acce)
```

(continues on next page)

```
RCW=$RCW_BIN \
BL32=$TEE_BIN SPD=opteed\
BL33=$UBOOT_SECURE_BIN \
pbl \
fip
```

## Additional FIP\_DDR Image (For NXP platforms like lx2160a)

```
make PLAT=$PLAT TRUSTED_BOARD_BOOT=1 CST_DIR=$CST_DIR_PATH fip_ddr
```

• Compilation Steps with build option for generic image processing filters to prepend CSF header: – Generic image processing filters to prepend CSF header

```
BL32_INPUT_FILE = < file name> BL33_INPUT_FILE = <file name>
```

```
make PLAT=$PLAT TRUSTED_BOARD_BOOT=1 CST_DIR=$CST_DIR_PATH \
BOOT_MODE=<platform_supported_boot_mode> \
RCW=$RCW_BIN \
BL32=$TEE_BIN SPD=opteed\
BL33=$UBOOT_SECURE_BIN \
BL33_INPUT_FILE = <ip file> \
BL32_INPUT_FILE = <ip_file> \
BL31_INPUT_FILE = <ip file> \
pbl \
fip
```

#### **Deploy ATF Images**

Same steps as mentioned in the readme "nxp-layerscape.rst".

#### Verification to check if Secure state is achieved:

	Platform		SNVS_HPSR_F	ESYS_SE	CURE	_B <b>SY(S</b> value)	SSM_S	STATE	
						TEM_SECURE_	CONFIC	G_BIT(=va	alue)
1	lx2160ardb	or	0x01E90014	15 (	= 1,	14-12 ( = 010	11-8	(=1111	
1.	lx2160aqds	or		BootROM	1	means Intent to	means	secure	
	lx2162aqds			Booted)		Secure, ( = 000	boot)	(=1011	
						Unsecure)	means	Non-	
							secure I	Boot)	

- Production mode (SFP->OSPR, ITS = 1) Linux prompt will successfully come. if the TBBR is successful.
  - Else, Linux boot will be successful.
  - For secure-boot status, read SNVS Register \$SNVS\_HPSR\_REG from u-boot prompt:

```
md $SNVS_HPSR_REG

Command Output:
    1e90014: 8000AF00

In case it is read as 000000000, then read this register using jtag (in_odevelopment mode only through CW tap). (continues on next page)
```

```
+0 +4 +8 +C
[0x01E90014] 8000AF00
```

- Development Mode (sb\_en in RCW = 1, SFP->OSPR, ITS = 0) Refer the SoC specific table to read the register to interpret whether the secure boot is achieved or not. Using JTAG (in development environment only, using CW tap):
  - For secure-boot status, read SNVS Register \$SNVS HPSR REG

- Interpretation of the value:
  - -0xA indicates BootROM booted, with intent to secure. -0xF = secure boot, as SSM\_STATE.

This chapter holds documentation related to NXP reference development platforms. It includes details on image flashing, fuse provisioning and trusted board boot-up.

Copyright (c) 2021, NXP Limited. All rights reserved.

# 6.22 Poplar

Poplar is the first development board compliant with the 96Boards Enterprise Edition TV Platform specification.

The board features the Hi3798C V200 with an integrated quad-core 64-bit Arm Cortex A53 processor and high performance Mali T720 GPU, making it capable of running any commercial set-top solution based on Linux or Android.

It supports a premium user experience with up to H.265 HEVC decoding of 4K video at 60 frames per second.

```
SOC Hisilicon Hi3798CV200
CPU Quad-core Arm Cortex-A53 64 bit
DRAM DDR3/3L/4 SDRAM interface, maximum 32-bit data width 2 GB
USB Two USB 2.0 ports One USB 3.0 ports
CONSOLE USB-micro port for console support
ETHERNET 1 GBe Ethernet
PCIE One PCIe 2.0 interfaces
JTAG 8-Pin JTAG
EXPANSION INTERFACE Linaro 96Boards Low Speed Expansion slot
DIMENSION Standard 160×120 mm 96Boards Enterprice Edition form factor
WIFI 802.11AC 2*2 with Bluetooth
CONNECTORS One connector for Smart Card One connector for TSI
```

At the start of the boot sequence, the bootROM executes the so called l-loader binary whose main role is to change the processor state to 64bit mode. This must happen prior to invoking Trusted Firmware-A:

6.22. Poplar 407

```
1-loader --> Trusted Firmware-A --> u-boot
```

#### 6.22.1 How to build

#### **Code Locations**

• Trusted Firmware-A: link

l-loader: linku-boot: link

#### **Build Procedure**

- Fetch all the above 3 repositories into local host. Make all the repositories in the same \${BUILD\_PATH}.
- Prepare the AARCH64 toolchain.
- Build u-boot using poplar\_defconfig

```
make CROSS_COMPILE=aarch64-linux-gnu- poplar_defconfig
make CROSS_COMPILE=aarch64-linux-gnu-
```

• Build atf providing the previously generated u-boot.bin as the BL33 image

```
make CROSS_COMPILE=aarch64-linux-gnu- all fip SPD=none PLAT=poplar BL33=u-boot.bin
```

- Build l-loader (generated the final fastboot.bin)
  - 1. copy the atf generated files fip.bin and bl1.bin to l-loader/atf/
  - 2. export ARM\_TRUSTED\_FIRMWARE=\${ATF\_SOURCE\_PATH})
  - 3. make

## 6.22.2 Install Procedure

- Copy l-loader/fastboot.bin to a FAT partition on a USB pen drive.
- Plug the USB pen drive to any of the USB2 ports
- Power the board while keeping S3 pressed (usb\_boot)

The system will boot into a u-boot shell which you can then use to write the working firmware to eMMC.

## 6.22.3 Boot trace

```
Bootrom start
Boot Media: eMMC
Decrypt auxiliary code ...OK
lsadc voltage min: 000000FE, max: 000000FF, aver: 000000FE, index: 00000000
Entry boot auxiliary code
Auxiliary code - v1.00
DDR code - V1.1.2 20160205
Build: Mar 24 2016 - 17:09:44
Reg Version: v134
Reg Time:
              2016/03/18 09:44:55
Req Name:
              hi3798cv2dmb_hi3798cv200_ddr3_2gbyte_8bitx4_4layers.reg
Boot auxiliary code success
Bootrom success
LOADER: Switched to aarch64 mode
LOADER: Entering ARM TRUSTED FIRMWARE
LOADER: CPU0 executes at 0x000ce000
INFO:
        BL1: 0xe1000 - 0xe7000 [size = 24576]
NOTICE: Booting Trusted Firmware
NOTICE: BL1: v1.3(debug):v1.3-372-g1ba9c60
NOTICE: BL1: Built : 17:51:33, Apr 30 2017
INFO:
        BL1: RAM 0xe1000 - 0xe7000
INFO:
        BL1: Loading BL2
INFO:
        Loading image id=1 at address 0xe9000
INFO:
        Image id=1 loaded at address 0xe9000, size = 0x5008
NOTICE: BL1: Booting BL2
INFO:
        Entry point address = 0xe9000
INFO:
        SPSR = 0x3c5
NOTICE: BL2: v1.3(debug):v1.3-372-g1ba9c60
NOTICE: BL2: Built : 17:51:33, Apr 30 2017
INFO:
        BL2: Loading BL31
INFO:
        Loading image id=3 at address 0x129000
TNFO:
        Image id=3 loaded at address 0x129000, size = 0x8038
INFO:
        BL2: Loading BL33
INFO:
        Loading image id=5 at address 0x37000000
INFO:
        Image id=5 loaded at address 0x37000000, size = 0x58f17
NOTICE: BL1: Booting BL31
INFO:
        Entry point address = 0x129000
INFO:
        SPSR = 0x3cd
INFO:
        Boot bl33 from 0x37000000 for 364311 Bytes
NOTICE: BL31: v1.3(debug):v1.3-372-g1ba9c60
NOTICE: BL31: Built : 17:51:33, Apr 30 2017
INFO:
        BL31: Initializing runtime services
INFO:
        BL31: Preparing for EL3 exit to normal world
INFO:
         Entry point address = 0x37000000
INFO:
         SPSR = 0x3c9
```

(continues on next page)

6.22. Poplar 409

```
U-Boot 2017.05-rc2-00130-gd2255b0 (Apr 30 2017 - 17:51:28 +0200)poplar
Model: HiSilicon Poplar Development Board
BOARD: Hisilicon HI3798cv200 Poplar
DRAM: 1 GiB
MMC:
      Hisilicon DWMMC: 0
       serial@f8b00000
In:
Out:
       serial@f8b00000
Err:
       serial@f8b00000
Net:
       Net Initialization Skipped
No ethernet found.
Hit any key to stop autoboot: 0
starting USB...
USB0:
       USB EHCI 1.00
scanning bus 0 for devices... 1 USB Device(s) found
USB1:
        USB EHCI 1.00
scanning bus 1 for devices... 4 USB Device(s) found
       scanning usb for storage devices... 1 Storage Device(s) found
       scanning usb for ethernet devices... 1 Ethernet Device(s) found
USB device 0:
    Device 0: Vendor: SanDisk Rev: 1.00 Prod: Cruzer Blade
            Type: Removable Hard Disk
            Capacity: 7632.0 \text{ MB} = 7.4 \text{ GB} (15630336 \text{ x } 512)
... is now current device
Scanning usb 0:1...
=>
```

## 6.23 QEMU virt Armv8-A

Trusted Firmware-A (TF-A) implements the EL3 firmware layer for QEMU virt Armv8-A. BL1 is used as the BootROM, supplied with the -bios argument. When QEMU starts all CPUs are released simultaneously, BL1 selects a primary CPU to handle the boot and the secondaries are placed in a polling loop to be released by normal world via PSCI.

BL2 edits the Flattened Device Tree, FDT, generated by QEMU at run-time to add a node describing PSCI and also enable methods for the CPUs.

If ARM\_LINUX\_KERNEL\_AS\_BL33 is set to 1 then this FDT will be passed to BL33 via register x0, as expected by a Linux kernel. This allows a Linux kernel image to be booted directly as BL33 rather than using a bootloader.

An ARM64 defconfig v5.5 Linux kernel is known to boot, FDT doesn't need to be provided as it's generated by QEMU.

Current limitations:

• Only cold boot is supported

# 6.23.1 Getting non-TF images

QEMU\_EFI.fd can be downloaded from http://snapshots.linaro.org/components/kernel/leg-virt-tianocore-edk2-upstream/latest/QEMU-KERNEL-AARCH64/RELEASE\_GCC5/QEMU\_EFI.fd

or, can be built as follows:

```
git clone https://github.com/tianocore/edk2.git
cd edk2
git submodule update --init
make -C BaseTools
source edksetup.sh
export GCC5_AARCH64_PREFIX=aarch64-linux-gnu-
build -a AARCH64 -t GCC5 -p ArmVirtPkg/ArmVirtQemuKernel.dsc
```

Then, you will get Build/ArmVirtQemuKernel-AARCH64/DEBUG\_GCC5/FV/QEMU\_EFI.fd

Please note you do not need to use GCC 5 in spite of the environment variable GCC5\_AARCH64\_PREFIX

The rootfs can be built by using Buildroot as follows:

```
git clone git://git.buildroot.net/buildroot.git
cd buildroot
make qemu_aarch64_virt_defconfig
utils/config -e BR2_TARGET_ROOTFS_CPIO
utils/config -e BR2_TARGET_ROOTFS_CPIO_GZIP
make olddefconfig
make
```

Then, you will get output/images/rootfs.cpio.gz.

# 6.23.2 Booting via semi-hosting option

Boot binaries, except BL1, are primarily loaded via semi-hosting so all binaries has to reside in the same directory as QEMU is started from. This is conveniently achieved with symlinks the local names as:

- bl2.bin -> BL2
- bl31.bin -> BL31
- bl33.bin -> BL33 (QEMU\_EFI.fd)
- Image -> linux/arch/arm64/boot/Image

To build:

```
make CROSS_COMPILE=aarch64-none-elf- PLAT=qemu
```

To start (QEMU v5.0.0):

# 6.23.3 Booting via flash based firmwares

Boot firmwares are loaded via secure FLASH0 device so bl1.bin and fip.bin should be concatenated to create a flash.bin that is flashed onto secure FLASH0.

- bl32.bin -> BL32 (tee-header\_v2.bin)
- bl32\_extra1.bin -> BL32 Extra1 (tee-pager\_v2.bin)
- bl32\_extra2.bin -> BL32 Extra2 (tee-pageable\_v2.bin)
- bl33.bin -> BL33 (QEMU\_EFI.fd)
- Image -> linux/arch/arm64/boot/Image

#### To build:

```
make CROSS_COMPILE=aarch64-linux-gnu- PLAT=qemu BL32=bl32.bin \
BL32_EXTRA1=bl32_extra1.bin BL32_EXTRA2=bl32_extra2.bin \
BL33=bl33.bin BL32_RAM_LOCATION=tdram SPD=opteed all fip
```

To build with TBBR enabled, BL31 and BL32 encrypted with test key:

```
make CROSS_COMPILE=aarch64-linux-gnu- PLAT=qemu BL32=bl32.bin \
    BL32_EXTRA1=bl32_extra1.bin BL32_EXTRA2=bl32_extra2.bin \
    BL33=bl33.bin BL32_RAM_LOCATION=tdram SPD=opteed all fip \
    MBEDTLS_DIR=<path-to-mbedtls-repo> TRUSTED_BOARD_BOOT=1 \
    GENERATE_COT=1 DECRYPTION_SUPPORT=aes_gcm FW_ENC_STATUS=0 \
    ENCRYPT_BL31=1 ENCRYPT_BL32=1
```

To build flash.bin:

```
dd if=build/qemu/release/bl1.bin of=flash.bin bs=4096 conv=notrunc
dd if=build/qemu/release/fip.bin of=flash.bin seek=64 bs=4096 conv=notrunc
```

To start (QEMU v5.0.0):

```
qemu-system-aarch64 -nographic -machine virt,secure=on -cpu cortex-a57 \
    -kernel Image -no-acpi \
    -append 'console=ttyAMA0,38400 keep_bootcon' \
    -initrd rootfs.cpio.gz -smp 2 -m 1024 -bios flash.bin \
    -d unimp
```

# 6.24 QEMU SBSA Target

Trusted Firmware-A (TF-A) implements the EL3 firmware layer for QEMU SBSA Armv8-A. While running Qemu from command line, we need to supply two Flash images. First Secure BootRom is supplied by -pflash argument. This Flash image is made by EDK2 build system by composing BL1 and FIP. Second parameter for Qemu is responsible for Non-secure rom which also given with -pflash argument and contains of UEFI and EFI variables (also made by EDK2 build system). Semihosting is not used

When QEMU starts all CPUs are released simultaneously, BL1 selects a primary CPU to handle the boot and the secondaries are placed in a polling loop to be released by normal world via PSCI.

BL2 edits the FDT, generated by QEMU at run-time to add a node describing PSCI and also enable methods for the CPUs.

#### Current limitations:

• Only cold boot is supported

To build TF-A:

```
git clone https://git.trustedfirmware.org/TF-A/trusted-firmware-a.git tfa
cd tfa
export CROSS_COMPILE=aarch64-none-elf-
make PLAT=qemu_sbsa all fip
```

To build TF-A with BL32 and SPM enabled(StandaloneMM as a Secure Payload):

```
git clone https://git.trustedfirmware.org/TF-A/trusted-firmware-a.git tfa cd tfa export CROSS_COMPILE=aarch64-none-elf-make PLAT=qemu_sbsa BL32=../STANDALONE_MM.fd SPM_MM=1 EL3_EXCEPTION_HANDLING=1 all fip
```

Images will be placed at build/qemu\_sbsa/release (bl1.bin and fip.bin). Need to copy them into top directory for EDK2 compilation.

```
cp build/qemu_sbsa/release/bl1.bin ../
cp build/qemu_sbsa/release/fip.bin ../
```

Those images cannot be used by itself (no semihosing support). Flash images are built by EDK2 build system, refer to edk2-platform repo for full build instructions.

```
git clone https://github.com/tianocore/edk2-platforms.git
Platform/Qemu/SbsaQemu/Readme.md
```

# 6.25 Qualcomm Technologies, Inc.

Trusted Firmware-A (TF-A) implements the EL3 firmware layer for QTI SC7180.

#### 6.25.1 Boot Trace

Bootrom -> BL1/BL2 -> BL31 -> BL33 -> Linux kernel

BL1/2 and BL33 can currently be supplied from Coreboot + Depthcharge

## 6.25.2 How to build

## **Code Locations**

• Trusted Firmware-A: link

#### **Build Procedure**

QTI SoC expects TF-A's BL31 to get integrated with other boot software Coreboot, so only bl31.elf need to get build from the TF-A repository.

The build command looks like

make CROSS\_COMPILE=aarch64-linux-gnu- PLAT=sc7180 COREBOOT=1

update value of CROSS\_COMPILE argument with your cross-compilation toolchain.

Additional QTISECLIB\_PATH=<path to qtiseclib> can be added in build command. if QTISECLIB\_PATH is not added in build command stub implementation of qtiseclib is picked. qtiseclib with stub implementation doesn't boot device. This was added to satisfy compilation.

QTISELIB for SC7180 is available at link

# 6.26 Raspberry Pi 3

The Raspberry Pi 3 is an inexpensive single-board computer that contains four Arm Cortex-A53 cores.

The following instructions explain how to use this port of the TF-A with the default distribution of Raspbian because that's the distribution officially supported by the Raspberry Pi Foundation. At the moment of writing this, the officially supported kernel is a AArch32 kernel. This doesn't mean that this port of TF-A can't boot a AArch64 kernel. The Linux tree fork maintained by the Foundation can be compiled for AArch64 by following the steps in AArch64 kernel build instructions.

**IMPORTANT NOTE**: This port isn't secure. All of the memory used is DRAM, which is available from both the Non-secure and Secure worlds. This port shouldn't be considered more than a prototype to play with and implement elements like PSCI to support the Linux kernel.

# **6.26.1 Design**

The SoC used by the Raspberry Pi 3 is the Broadcom BCM2837. It is a SoC with a VideoCore IV that acts as primary processor (and loads everything from the SD card) and is located between all Arm cores and the DRAM. Check the Raspberry Pi 3 documentation for more information.

This explains why it is possible to change the execution state (AArch64/AArch32) depending on a few files on the SD card. We only care about the cases in which the cores boot in AArch64 mode.

The rules are simple:

- If a file called kernel8.img is located on the boot partition of the SD card, it will load it and execute in EL2 in AArch64. Basically, it executes a default AArch64 stub at address **0x0** that jumps to the kernel.
- If there is also a file called armstub8.bin, it will load it at address **0x0** (instead of the default stub) and execute it in EL3 in AArch64. All the cores are powered on at the same time and start at address **0x0**.

This means that we can use the default AArch32 kernel provided in the official Raspbian distribution by renaming it to kernel8.img, while TF-A and anything else we need is in armstub8.bin. This way we can forget about the default bootstrap code. When using a AArch64 kernel, it is only needed to make sure that the name on the SD card is kernel8.img.

Ideally, we want to load the kernel and have all cores available, which means that we need to make the secondary cores work in the way the kernel expects, as explained in *Secondary cores*. In practice, a small bootstrap is needed between TF-A and the kernel.

To get the most out of a AArch32 kernel, we want to boot it in Hypervisor mode in AArch32. This means that BL33 can't be in EL2 in AArch64 mode. The architecture specifies that AArch32 Hypervisor mode isn't present when AArch64 is used for EL2. When using a AArch64 kernel, it should simply start in EL2.

## **Placement of images**

The file armstub8.bin contains BL1 and the FIP. It is needed to add padding between them so that the addresses they are loaded to match the ones specified when compiling TF-A. This is done automatically by the build system.

The device tree block is loaded by the VideoCore loader from an appropriate file, but we can specify the address it is loaded to in config.txt.


The file kernel8.img contains a kernel image that is loaded to the address specified in config.txt. The Linux kernel tree has information about how a AArch32 Linux kernel image is loaded in Documentation/arm/Booting:

The zImage may also be placed in system RAM and called there. The kernel should be placed in the first 128MiB of RAM. It is recommended that it is loaded above 32MiB in order to avoid the need to relocate prior to decompression, which will make the boot process slightly faster.

There are no similar restrictions for AArch64 kernels, as specified in the file Documentation/arm64/booting.txt.

This means that we need to avoid the first 128 MiB of RAM when placing the TF-A images (and specially the first 32 MiB, as they are directly used to place the uncompressed AArch32 kernel image. This way, both AArch32 and AArch64 kernels can be placed at the same address.

In the end, the images look like the following diagram when placed in memory. All addresses are Physical Addresses from the point of view of the Arm cores. Again, note that this is all just part of the same DRAM that goes from **0x00000000** to **0x3F000000**, it just has different names to simulate a real secure platform!



(continues on next page)



The area between 0x10000000 and 0x11000000 has to be manually protected so that the kernel doesn't use it. The current port tries to modify the live DTB to add a memreserve region that reserves the previously mentioned area.

If this is not possible, the user may manually add memmap=16M\$256M to the command line passed to the kernel in cmdline.txt. See the *Setup SD card* instructions to see how to do it. This system is strongly discouraged.

The last 16 MiB of DRAM can only be accessed by the VideoCore, that has different mappings than the Arm cores in which the I/O addresses don't overlap the DRAM. The memory reserved to be used by the VideoCore is always placed at the end of the DRAM, so this space isn't wasted.

Considering the 128 MiB allocated to the GPU and the 16 MiB allocated for TF-A, there are 880 MiB available for Linux.

#### **Boot sequence**

The boot sequence of TF-A is the usual one except when booting an AArch32 kernel. In that case, BL33 is booted in AArch32 Hypervisor mode so that it can jump to the kernel in the same mode and let it take over that privilege level. If BL33 was running in EL2 in AArch64 (as in the default bootflow of TF-A) it could only jump to the kernel in AArch32 in Supervisor mode.

The Linux kernel tree has instructions on how to jump to the Linux kernel in Documentation/arm/Booting and Documentation/arm64/booting.txt. The bootstrap should take care of this.

This port support a direct boot of the Linux kernel from the firmware (as a BL33 image). Alternatively, U-Boot or other bootloaders may be used.

## **Secondary cores**

This port of the Trusted Firmware-A supports PSCI\_CPU\_ON, PSCI\_SYSTEM\_RESET and PSCI\_SYSTEM\_OFF. The last one doesn't really turn the system off, it simply reboots it and asks the VideoCore firmware to keep it in a low power mode permanently.

The kernel used by Raspbian doesn't have support for PSCI, so it is needed to use mailboxes to trap the secondary cores until they are ready to jump to the kernel. This mailbox is located at a different address in the AArch32 default kernel than in the AArch64 kernel.

Kernels with PSCI support can use the PSCI calls instead for a cleaner boot.

Also, this port of TF-A has another Trusted Mailbox in Shared BL RAM. During cold boot, all secondary cores wait in a loop until they are given given an address to jump to in this Mailbox (bl31\_warm\_entrypoint).

Once BL31 has finished and the primary core has jumped to the BL33 payload, it has to call PSCI\_CPU\_ON to release the secondary CPUs from the wait loop. The payload then makes them wait in another waitloop listening from messages from the kernel. When the primary CPU jumps into the kernel, it will send an address to the mailbox so that the secondary CPUs jump to it and are recognised by the kernel.

## 6.26.2 Build Instructions


To boot a AArch64 kernel, only the AArch64 toolchain is required.

To boot a AArch32 kernel, both AArch64 and AArch32 toolchains are required. The AArch32 toolchain is needed for the AArch32 bootstrap needed to load a 32-bit kernel.

The build system concatenates BL1 and the FIP so that the addresses match the ones in the memory map. The resulting file is armstub8.bin, located in the build folder (e.g. build/rpi3/debug/armstub8.bin). To know how to use this file, follow the instructions in *Setup SD card*.

The following build options are supported:

- RPI3\_BL33\_IN\_AARCH32: This port can load a AArch64 or AArch32 BL33 image. By default this option is 0, which means that TF-A will jump to BL33 in EL2 in AArch64 mode. If set to 1, it will jump to BL33 in Hypervisor in AArch32 mode.
- PRELOADED\_BL33\_BASE: Used to specify the address of a BL33 binary that has been preloaded by any other system than using the firmware. BL33 isn't needed in the build command line if this option is used. Specially useful because the file kernel8.img can be loaded anywhere by modifying the file config.txt. It doesn't have to contain a kernel, it could have any arbitrary payload.
- RPI3\_DIRECT\_LINUX\_BOOT: Disabled by default. Set to 1 to enable the direct boot of the Linux kernel from the firmware. Option RPI3\_PRELOADED\_DTB\_BASE is mandatory when the direct Linux kernel boot is used. Options PRELOADED\_BL33\_BASE will most likely be needed as well because it is unlikely that the kernel image will fit in the space reserved for BL33 images. This option can be combined with RPI3\_BL33\_IN\_AARCH32 in order to boot a 32-bit kernel. The only thing this option does is to set the arguments in registers x0-x3 or r0-r2 as expected by the kernel.
- RPI3\_PRELOADED\_DTB\_BASE: Auxiliary build option needed when using RPI3\_DIRECT\_LINUX\_BOOT=1. This option allows to specify the location of a DTB in memory.
- RPI3\_RUNTIME\_UART: Indicates whether the UART should be used at runtime or disabled. -1 (default) disables the runtime UART. Any other value enables the default UART (currently UART1) for runtime messages.
- RPI3\_USE\_UEFI\_MAP: Set to 1 to build ATF with the altername memory mapping required for an UEFI firmware payload. These changes are needed to be able to run Windows on ARM64. This option, which is disabled by default, results in the following memory mappings:



(continues on next page)



• BL32: This port can load and run OP-TEE. The OP-TEE image is optional. Please use the code from here. Build the Trusted Firmware with option BL32=tee-header\_v2.bin BL32\_EXTRA1=tee-pager\_v2. bin BL32\_EXTRA2=tee-pageable\_v2.bin to put the binaries into the FIP.

**Warning:** If OP-TEE is used it may be needed to add the following options to the Linux command line so that the USB driver doesn't use FIQs: dwc\_otg.fiq\_enable=0 dwc\_otg.fiq\_fsm\_enable=0 dwc\_otg.nak\_holdoff=0. This will unfortunately reduce the performance of the USB driver. It is needed when using Raspbian, for example.

- TRUSTED\_BOARD\_BOOT: This port supports TBB. Set this option to 1 to enable it. In order to use TBB, you might want to set GENERATE\_COT=1 to let the contents of the FIP automatically signed by the build process. The ROT key will be generated and output to rot\_key.pem in the build directory. It is able to set ROT\_KEY to your own key in PEM format. Also in order to build, you need to clone mbed TLS from here. MBEDTLS\_DIR must point at the mbed TLS source directory.
- ENABLE\_STACK\_PROTECTOR: Disabled by default. It uses the hardware RNG of the board.

The following is not currently supported:

- AArch32 for TF-A itself.
- EL3\_PAYLOAD\_BASE: The reason is that you can already load anything to any address by changing the file armstub8.bin, so there's no point in using TF-A in this case.
- MULTI\_CONSOLE\_API=0: The multi console API must be enabled. Note that the crash console uses the internal 16550 driver functions directly in order to be able to print error messages during early crashes before setting up the multi console API.

#### Building the firmware for kernels that don't support PSCI

This is the case for the 32-bit image of Raspbian, for example. 64-bit kernels always support PSCI, but they may not know that the system understands PSCI due to an incorrect DTB file.

First, clone and compile the 32-bit version of the Raspberry Pi 3 TF-A bootstrap. Choose the one needed for the architecture of your kernel.

Then compile TF-A. For a 32-bit kernel, use the following command line:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=rpi3 \
RPI3_BL33_IN_AARCH32=1 \
BL33=../rpi3-arm-tf-bootstrap/aarch32/el2-bootstrap.bin
```

For a 64-bit kernel, use this other command line:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=rpi3 \
BL33=../rpi3-arm-tf-bootstrap/aarch64/el2-bootstrap.bin
```

However, enabling PSCI support in a 64-bit kernel is really easy. In the repository Raspberry Pi 3 TF-A bootstrap there is a patch that can be applied to the Linux kernel tree maintained by the Raspberry Pi foundation. It modifes the DTS to tell the kernel to use PSCI. Once this patch is applied, follow the instructions in *AArch64 kernel build instructions* to get a working 64-bit kernel image and supporting files.

#### **Building the firmware for kernels that support PSCI**

#### For a 64-bit kernel:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=rpi3 \
PRELOADED_BL33_BASE=0x02000000 \
RPI3_PRELOADED_DTB_BASE=0x01000000 \
RPI3_DIRECT_LINUX_BOOT=1
```

#### For a 32-bit kernel:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=rpi3 \
PRELOADED_BL33_BASE=0x02000000 \
RPI3_PRELOADED_DTB_BASE=0x01000000 \
RPI3_DIRECT_LINUX_BOOT=1 \
RPI3_BL33_IN_AARCH32=1
```

#### 6.26.3 AArch64 kernel build instructions

The following instructions show how to install and run a AArch64 kernel by using a SD card with the default Raspbian install as base. Skip them if you want to use the default 32-bit kernel.

Note that this system won't be fully 64-bit because all the tools in the filesystem are 32-bit binaries, but it's a quick way to get it working, and it allows the user to run 64-bit binaries in addition to 32-bit binaries.

1. Clone the Linux tree fork maintained by the Raspberry Pi Foundation. To speed things up, do a shallow clone of the desired branch.

```
git clone --depth=1 -b rpi-4.18.y https://github.com/raspberrypi/linux cd linux
```

2. Configure and compile the kernel. Adapt the number after -j so that it is 1.5 times the number of CPUs in your computer. This may take some time to finish.

```
make ARCH=arm64 CROSS_COMPILE=aarch64-linux-gnu- bcmrpi3_defconfig make -j 6 ARCH=arm64 CROSS_COMPILE=aarch64-linux-gnu-
```

3. Copy the kernel image and the device tree to the SD card. Replace the path by the corresponding path in your computers to the boot partition of the SD card.

```
cp arch/arm64/boot/Image /path/to/boot/kernel8.img
cp arch/arm64/boot/dts/broadcom/bcm2710-rpi-3-b.dtb /path/to/boot/
cp arch/arm64/boot/dts/broadcom/bcm2710-rpi-3-b-plus.dtb /path/to/boot/
```

4. Install the kernel modules. Replace the path by the corresponding path to the filesystem partition of the SD card on your computer.

```
make ARCH=arm64 CROSS_COMPILE=aarch64-linux-gnu- \
INSTALL_MOD_PATH=/path/to/filesystem modules_install
```

5. Follow the instructions in *Setup SD card* except for the step of renaming the existing kernel7.img (we have already copied a AArch64 kernel).

# 6.26.4 Setup SD card

The instructions assume that you have an SD card with a fresh install of Raspbian (or that, at least, the boot partition is untouched, or nearly untouched). They have been tested with the image available in 2018-03-13.

- 1. Insert the SD card and open the boot partition.
- 2. Rename kernel7.img to kernel8.img. This tricks the VideoCore bootloader into booting the Arm cores in AArch64 mode, like TF-A needs, even though the kernel is not compiled for AArch64.
- 3. Copy armstub8.bin here. When kernel8.img is available, The VideoCore bootloader will look for a file called armstub8.bin and load it at address **0x0** instead of a predefined one.
- 4. To enable the serial port "Mini UART" in Linux, open cmdline.txt and add console=serial0,115200 console=tty1.
- 5. Open config.txt and add the following lines at the end (enable\_uart=1 is only needed to enable debugging through the Mini UART):

```
enable_uart=1
kernel_address=0x02000000
device_tree_address=0x01000000
```

If you connect a serial cable to the Mini UART and your computer, and connect to it (for example, with screen / dev/ttyUSB0 115200) you should see some text. In the case of an AArch32 kernel, you should see something like this:

Just enter your credentials, everything should work as expected. Note that the HDMI output won't show any text during boot.

# 6.27 Raspberry Pi 4

The *Raspberry Pi 4* is an inexpensive single-board computer that contains four Arm Cortex-A72 cores. Also in contrast to previous Raspberry Pi versions this model has a GICv2 interrupt controller.

This port is a minimal port to support loading non-secure EL2 payloads such as a 64-bit Linux kernel. Other payloads such as U-Boot or EDK-II should work as well, but have not been tested at this point.

**IMPORTANT NOTE**: This port isn't secure. All of the memory used is DRAM, which is available from both the Non-secure and Secure worlds. The SoC does not seem to feature a secure memory controller of any kind, so portions of DRAM can't be protected properly from the Non-secure world.

## 6.27.1 Build Instructions

There are no real configuration options at this point, so there is only one universal binary (bl31.bin), which can be built with:

```
CROSS_COMPILE=aarch64-linux-gnu- make PLAT=rpi4 DEBUG=1
```

Copy the generated build/rpi4/debug/bl31.bin to the SD card, adding an entry starting with armstub=, then followed by the respective file name to config.txt. You should have AArch64 code in the file loaded as the "kernel", as BL31 will drop into AArch64/EL2 to the respective load address. arm64 Linux kernels are known to work this way.

Other options that should be set in config.txt to properly boot 64-bit kernels are:

```
enable_uart=1
arm_64bit=1
enable_gic=1
```

The BL31 code will patch the provided device tree blob in memory to advertise PSCI support, also will add a reserved-memory node to the DT to tell the non-secure payload to not touch the resident TF-A code.

If you connect a serial cable between the Mini UART and your computer, and connect to it (for example, with screen /dev/ttyUSB0 115200) you should see some text from BL31, followed by the output of the EL2 payload. The command line provided is read from the cmdline.txt file on the SD card.

## 6.27.2 TF-A port design

In contrast to the existing Raspberry Pi 3 port this one here is a BL31-only port, also it deviates quite a lot from the RPi3 port in many other ways. There is not so much difference between the two models, so eventually those two could be (more) unified in the future.

As with the previous models, the GPU and its firmware are the first entity to run after the SoC gets its power. The on-chip Boot ROM loads the next stage (bootcode.bin) from flash (EEPROM), which is again GPU code. This part knows how to access the MMC controller and how to parse a FAT filesystem, so it will load further components and configuration files from the first FAT partition on the SD card.

To accommodate this existing way of configuring and setting up the board, we use as much of this workflow as possible. If bootcode.bin finds a file called armstub8.bin on the SD card or it gets pointed to such code by finding a armstub=key in config.txt, it will load this file to the beginning of DRAM (address 0) and execute it in AArch64 EL3. But before doing that, it will also load a "kernel" and the device tree into memory. The load addresses have a default, but can also be changed by setting them in config.txt. If the GPU firmware finds a magic value in the armstub image file, it will put those two load addresses in memory locations near the beginning of memory, where TF-A code picks them up.

To keep things simple, we will just use the kernel load address as the BL33 entry point, also put the DTB address in the x0 register, as requested by the arm64 Linux kernel boot protocol. This does not necessarily mean that the EL2 payload needs to be a Linux kernel, a bootloader or any other kernel would work as well, as long as it can cope with having the DT address in register x0. If the payload has other means of finding the device tree, it could ignore this address as well.

## 6.28 Renesas R-Car

"R-Car" is the nickname for Renesas' system-on-chip (SoC) family for car information systems designed for the next-generation of automotive computing for the age of autonomous vehicles.

The scalable R-Car hardware platform and flexible software platform cover the full product range, from the premium class to the entry level. Plug-ins are available for multiple open-source software tools.

## 6.28.1 Renesas R-Car Gen3 evaluation boards:

	Standard	Low Cost Boards (LCB)
R-Car H3	Salvator-XS     Salvator-XS	R-Car Starter Kit Premier
R-Car M3-W	Salvator-XS     Salvator-XS	R-Car Starter Kit Pro
R-Car M3-N	Salvator-XS     Salvator-XS	
R-Car V3M	• Eagle	Starter Kit
R-Car V3H	• Condor	Starter Kit
R-Car D3	• Draak	

## boards info

The current TF-A port has been tested on the R-Car H3 Salvator-X Soc\_id r8a7795 revision ES1.1 (uses a Secure Payload Dispatcher)

```
ARM CA57 (ARMv8) 1.5 GHz quad core, with NEON/VFPv4, L1$ I/D 48K/32K, L2$ 2MB
ARM CA53 (ARMv8) 1.2 GHz quad core, with NEON/VFPv4, L1$ I/D 32K/32K, L2$ 512K
Memory controller for LPDDR4-3200 4GB in 2 channels, each 64-bit wide
Two- and three-dimensional graphics engines,
Video processing units,
3 channels Display Output,
6 channels Video Input,
```

(continues on next page)

```
SD card host interface,
USB3.0 and USB2.0 interfaces,
CAN interfaces
Ethernet AVB
PCI Express Interfaces
Memories
    INTERNAL 384KB SYSTEM RAM
    DDR 4 GB LPDDR4
    HYPERFLASH 64 MB HYPER FLASH (512 MBITS, 160 MHZ, 320 MBYTES/S)
    QSPI FLASH 16MB QSPI (128 MBITS,80 MHZ,80 MBYTES/S)1 HEADER QSPI
    MODULE
    EMMC 32 GB EMMC (HS400 240 MBYTES/S)
    MICROSD-CARD SLOT (SDR104 100 MBYTES/S)
```

## 6.28.2 Overview

On the rcar-gen3 the BOOTROM starts the cpu at EL3; for this port BL2 will therefore be entered at this exception level (the Renesas' ATF reference tree [1] resets into EL1 before entering BL2 - see its bl2.ld.S)

BL2 initializes DDR (and on some platforms i2c to interface to the PMIC) before determining the boot reason (cold or warm).

During suspend all CPUs are switched off and the DDR is put in backup mode (some kind of self-refresh mode). This means that BL2 is always entered in a cold boot scenario.

Once BL2 boots, it determines the boot reason, writes it to shared memory (BOOT\_KIND\_BASE) together with the BL31 parameters (PARAMS\_BASE) and jumps to BL31.

To all effects, BL31 is as if it is being entered in reset mode since it still needs to initialize the rest of the cores; this is the reason behind using direct shared memory access to BOOT\_KIND\_BASE \_and\_ PARAMS\_BASE instead of using registers to get to those locations (see el3\_common\_macros.S and bl31\_entrypoint.S for the RESET\_TO\_BL31 use case).

Depending on the boot reason BL31 initializes the rest of the cores: in case of suspend, it uses a MBOX memory region to recover the program counters.

[1] https://github.com/renesas-rcar/arm-trusted-firmware

6.28. Renesas R-Car 423

## 6.28.3 How to build

The TF-A build options depend on the target board so you will have to refer to those specific instructions. What follows is customized to the H3 SiP Salvator-X development system used in this port.

#### **Build Tested:**

RCAR\_OPT="LSI=H3 RCAR\_DRAM\_SPLIT=1 RCAR\_LOSSY\_ENABLE=1" MBEDTLS\_DIR=\$mbedtls\_src \$ MBEDTLS\_DIR=\$mbedtls\_src\_tree make clean bl2 bl31 rcar\_layout\_tool PLAT=rcar \${RCAR\_OPT} SPD=opteed

## **System Tested:**

- mbed\_tls: git@github.com:ARMmbed/mbedtls.git [devel]
   commit 552754a6ee82bab25d1bdf28c8261a4518e65e4d Merge: 68dbc94 f34a4c1 Author: Simon Butcher <simon.butcher@arm.com> Date: Thu Aug 30 00:57:28 2018 +0100
- optee\_os: https://github.com/BayLibre/optee\_os

Until it gets merged into OP-TEE, the port requires Renesas' Trusted Environment with a modification to support power management. commit 80105192cba9e704ebe8df7ab84095edc2922f84

Author: Jorge Ramirez-Ortiz < jramirez@baylibre.com > Date: Thu Aug 30 16:49:49 2018 +0200 plat-rcar: cpu-suspend: handle the power level Signed-off-by: Jorge Ramirez-Ortiz < jramirez@baylibre.com >

- u-boot: The port has beent tested using mainline uboot.
- linux: The port has beent tested using mainline kernel.

commit 7876320f88802b22d4e2daf7eb027dd14175a0f8 Author: Linus Torvalds <a href="mailto:torvalds@linux-foundation.org">torvalds@linux-foundation.org</a> Date: Sun Sep 16 11:52:37 2018 -0700 Linux 4.19-rc4

#### **TF-A Build Procedure**

- Fetch all the above 4 repositories.
- Prepare the AARCH64 toolchain.
- Build u-boot using r8a7795\_salvator-x\_defconfig. Result: u-boot-elf.srec

```
make CROSS_COMPILE=aarch64-linux-gnu-
    r8a7795_salvator-x_defconfig

make CROSS_COMPILE=aarch64-linux-gnu-
```

• Build atf Result: bootparam\_sa0.srec, cert\_header\_sa6.srec, bl2.srec, bl31.srec

```
RCAR_OPT="LSI=H3 RCAR_DRAM_SPLIT=1 RCAR_LOSSY_ENABLE=1"
MBEDTLS_DIR=$mbedtls_src_tree make clean bl2 bl31 rcar \
PLAT=rcar ${RCAR_OPT} SPD=opteed
```

• Build optee-os Result: tee.srec

```
make -j8 PLATFORM="rcar" CFG_ARM64_core=y
```

#### **Install Procedure**

- Boot the board in Mini-monitor mode and enable access to the Hyperflash.
- Use the XSL2 Mini-monitor utility to accept all the SREC ascii transfers over serial.

#### 6.28.4 Boot trace

Notice that BL31 traces are not accessible via the console and that in order to verbose the BL2 output you will have to compile TF-A with LOG\_LEVEL=50 and DEBUG=1

```
Initial Program Loader(CA57) Rev.1.0.22
NOTICE: BL2: PRR is R-Car H3 Ver.1.1
NOTICE: BL2: Board is Salvator-X Rev.1.0
NOTICE: BL2: Boot device is HyperFlash(80MHz)
NOTICE: BL2: LCM state is CM
NOTICE: AVS setting succeeded. DVFS_SetVID=0x53
NOTICE: BL2: DDR1600(rev.0.33)NOTICE: [COLD_BOOT]NOTICE: ..0
NOTICE: BL2: DRAM Split is 4ch
NOTICE: BL2: QoS is default setting(rev.0.37)
NOTICE: BL2: Lossy Decomp areas
NOTICE:
             Entry 0: DCMPAREACRAx:0x80000540 DCMPAREACRBx:0x570
NOTICE:
              Entry 1: DCMPAREACRAx: 0x40000000 DCMPAREACRBx: 0x0
NOTICE:
             Entry 2: DCMPAREACRAx:0x20000000 DCMPAREACRBx:0x0
NOTICE: BL2: v2.0(release):v2.0-rc0-32-gbcda69a
NOTICE: BL2: Built : 16:41:23, Oct 2 2018
NOTICE: BL2: Normal boot
INFO:
        BL2: Doing platform setup
INFO:
        BL2: Loading image id 3
NOTICE: BL2: dst=0xe6322000 src=0x8180000 len=512(0x200)
NOTICE: BL2: dst=0x43f00000 src=0x8180400 len=6144(0x1800)
WARNING: r-car ignoring the BL31 size from certificate, using
RCAR_TRUSTED_SRAM_SIZE instead
        Loading image id=3 at address 0x44000000
INFO:
NOTICE: rcar_file_len: len: 0x0003e000
NOTICE: BL2: dst=0x44000000 src=0x81c0000 len=253952(0x3e000)
INFO:
        Image id=3 loaded: 0x44000000 - 0x4403e000
INFO:
        BL2: Loading image id 4
        Loading image id=4 at address 0x44100000
INFO:
NOTICE: rcar_file_len: len: 0x00100000
NOTICE: BL2: dst=0x44100000 src=0x8200000 len=1048576(0x100000)
INFO:
         Image id=4 loaded: 0x44100000 - 0x44200000
INFO:
        BL2: Loading image id 5
        Loading image id=5 at address 0x50000000
INFO:
NOTICE: rcar_file_len: len: 0x00100000
NOTICE: BL2: dst=0x50000000 src=0x8640000 len=1048576(0x100000)
INFO:
         Image id=5 loaded: 0x50000000 - 0x50100000
NOTICE: BL2: Booting BL31
INFO:
         Entry point address = 0x44000000
```

(continues on next page)

6.28. Renesas R-Car 425

```
INFO:
        SPSR = 0x3cd
VERBOSE: Argument \#0 = 0xe6325578
VERBOSE: Argument #1 = 0x0
VERBOSE: Argument \#2 = 0x0
VERBOSE: Argument \#3 = 0x0
VERBOSE: Argument \#4 = 0x0
VERBOSE: Argument #5 = 0x0
VERBOSE: Argument \#6 = 0x0
VERBOSE: Argument \#7 = 0x0
U-Boot 2018.09-rc3-00028-g3711616 (Sep 27 2018 - 18:50:24 +0200)
CPU: Renesas Electronics R8A7795 rev 1.1
Model: Renesas Salvator-X board based on r8a7795 ES2.0+
DRAM: 3.5 GiB
Flash: 64 MiB
       sd@ee100000: 0, sd@ee140000: 1, sd@ee160000: 2
Loading Environment from MMC... OK
      serial@e6e88000
In:
Out:
       serial@e6e88000
Err:
       serial@e6e88000
Net: eth0: ethernet@e6800000
Hit any key to stop autoboot: 0
```

# 6.29 Renesas RZ/G

The "RZ/G" Family of high-end 64-bit Arm®-based microprocessors (MPUs) enables the solutions required for the smart society of the future. Through a variety of Arm Cortex®-A53 and A57-based devices, engineers can easily implement high-resolution human machine interfaces (HMI), embedded vision, embedded artificial intelligence (e-AI) and real-time control and industrial ethernet connectivity.

The scalable RZ/G hardware platform and flexible software platform cover the full product range, from the premium class to the entry level. Plug-ins are available for multiple open-source software tools.

## 6.29.1 Renesas RZ/G2 reference platforms:

Board	Details
hihope-rzg2h	"96 boards" compatible board from Hoperun equipped with Renesas RZ/G2H SoC
	http://hihope.org/product/musashi
hihope-rzg2m	"96 boards" compatible board from Hoperun equipped with Renesas RZ/G2M SoC
	http://hihope.org/product/musashi
hihope-rzg2n	"96 boards" compatible board from Hoperun equipped with Renesas RZ/G2N SoC
	http://hihope.org/product/musashi
ek874	"96 boards" compatible board from Silicon Linux equipped with Renesas RZ/G2E SoC
	https://www.si-linux.co.jp/index.php?CAT%2FCAT874

boards info

The current TF-A port has been tested on the HiHope RZ/G2M SoC\_id r8a774a1 revision ES1.3.

```
ARM CA57 (ARMv8) 1.5 GHz dual core, with NEON/VFPv4, L1$ I/D 48K/32K, L2$ 1MB
ARM CA53 (ARMv8) 1.2 GHz quad core, with NEON/VFPv4, L1$ I/D 32K/32K, L2$ 512K
Memory controller for LPDDR4-3200 4GB in 2 channels(32-bit bus mode)
Two- and three-dimensional graphics engines,
Video processing units,
Display Output,
Video Input,
SD card host interface.
USB3.0 and USB2.0 interfaces,
CAN interfaces,
Ethernet AVB,
Wi-Fi + BT,
PCI Express Interfaces,
Memories
   INTERNAL 384KB SYSTEM RAM
   DDR 4 GB LPDDR4
   OSPI FLASH 64MB
   EMMC 32 GB EMMC (HS400 240 MBYTES/S)
   MICROSD-CARD SLOT (SDR104 100 MBYTES/S)
```

#### 6.29.2 Overview

On RZ/G2 SoCs the BOOTROM starts the cpu at EL3; for this port BL2 will therefore be entered at this exception level (the Renesas' ATF reference tree [1] resets into EL1 before entering BL2 - see its bl2.ld.S)

BL2 initializes DDR before determining the boot reason (cold or warm).

Once BL2 boots, it determines the boot reason, writes it to shared memory (BOOT\_KIND\_BASE) together with the BL31 parameters (PARAMS\_BASE) and jumps to BL31.

To all effects, BL31 is as if it is being entered in reset mode since it still needs to initialize the rest of the cores; this is the reason behind using direct shared memory access to BOOT\_KIND\_BASE \_and\_ PARAMS\_BASE instead of using registers to get to those locations (see el3\_common\_macros.S and bl31\_entrypoint.S for the RESET\_TO\_BL31 use case).

[1] https://github.com/renesas-rz/meta-rzg2/tree/BSP-1.0.5/recipes-bsp/arm-trusted-firmware/files

6.29. Renesas RZ/G 427

## 6.29.3 How to build

The TF-A build options depend on the target board so you will have to refer to those specific instructions. What follows is customized to the HiHope RZ/G2M development kit used in this port.

#### **Build Tested:**

```
make bl2 bl31 rzg LOG_LEVEL=40 PLAT=rzg LSI=G2M RCAR_DRAM_SPLIT=2\
RCAR_LOSSY_ENABLE=1 SPD="none" MBEDTLS_DIR=$mbedtls
```

## **System Tested:**

• mbed\_tls: git@github.com:ARMmbed/mbedtls.git [devel]

commit 72ca39737f974db44723760623d1b29980c00a88

Merge: ef94c4fcf dd9ec1c57

Author: Janos Follath < janos.follath@arm.com>

Date: Wed Oct 7 09:21:01 2020 +0100

• u-boot: The port has beent tested using mainline uboot with HiHope RZ/G2M board specific patches.

commit 46ce9e777c1314ccb78906992b94001194eaa87b

Author: Heiko Schocher <hs@denx.de> Date: Tue Nov 3 15:22:36 2020 +0100

• linux: The port has beent tested using mainline kernel.

commit f8394f232b1eab649ce2df5c5f15b0e528c92091 Author: Linus Torvalds <a href="mailto:torvalds@linux-foundation.org">torvalds@linux-foundation.org</a>>

Date: Sun Nov 8 16:10:16 2020 -0800

Linux 5.10-rc3

#### **TF-A Build Procedure**

- Fetch all the above 3 repositories.
- Prepare the AARCH64 toolchain.
- Build u-boot using hihope\_rzg2\_defconfig.

Result: u-boot-elf.srec

```
make CROSS_COMPILE=aarch64-linux-gnu-
hihope_rzg2_defconfig
```

make CROSS\_COMPILE=aarch64-linux-gnu-

· Build TF-A

Result: bootparam\_sa0.srec, cert\_header\_sa6.srec, bl2.srec, bl31.srec

```
make bl2 bl31 rzg LOG_LEVEL=40 PLAT=rzg LSI=G2M RCAR_DRAM_SPLIT=2\
RCAR_LOSSY_ENABLE=1 SPD="none" MBEDTLS_DIR=$mbedtls
```

#### **Install Procedure**

- Boot the board in Mini-monitor mode and enable access to the QSPI flash.
- Use the flash\_writer utility[2] to flash all the SREC files.

[2] https://github.com/renesas-rz/rzg2\_flash\_writer

#### 6.29.4 Boot trace

```
TNFO:
        ARM GICv2 driver initialized
NOTICE: BL2: RZ/G2 Initial Program Loader(CA57) Rev.2.0.6
NOTICE: BL2: PRR is RZ/G2M Ver.1.3
NOTICE: BL2: Board is HiHope RZ/G2M Rev.4.0
NOTICE: BL2: Boot device is QSPI Flash(40MHz)
NOTICE: BL2: LCM state is unknown
NOTICE: BL2: DDR3200(rev.0.40)
NOTICE: BL2: [COLD_BOOT]
NOTICE: BL2: DRAM Split is 2ch
NOTICE: BL2: QoS is default setting(rev.0.19)
NOTICE: BL2: DRAM refresh interval 1.95 usec
NOTICE: BL2: Periodic Write DQ Training
NOTICE: BL2: CH0: 400000000 - 47ffffffff, 2 GiB
NOTICE: BL2: CH2: 600000000 - 67fffffff, 2 GiB
NOTICE: BL2: Lossy Decomp areas
NOTICE:
              Entry 0: DCMPAREACRAx:0x80000540 DCMPAREACRBx:0x570
NOTICE:
              Entry 1: DCMPAREACRAx: 0x40000000 DCMPAREACRBx: 0x0
NOTICE:
              Entry 2: DCMPAREACRAx:0x20000000 DCMPAREACRBx:0x0
NOTICE: BL2: FDT at 0xe631db30
NOTICE: BL2: v2.3(release):v2.4-rc0-2-g1433701e5
NOTICE: BL2: Built: 13:45:26, Nov 7 2020
NOTICE: BL2: Normal boot
TNFO:
        BL2: Doing platform setup
INFO:
        BL2: Loading image id 3
NOTICE: BL2: dst=0xe631d200 src=0x8180000 len=512(0x200)
NOTICE: BL2: dst=0x43f00000 src=0x8180400 len=6144(0x1800)
WARNING: r-car ignoring the BL31 size from certificate, using RCAR_TRUSTED_SRAM_SIZE_
→instead
INFO:
        Loading image id=3 at address 0x44000000
NOTICE: rcar_file_len: len: 0x0003e000
NOTICE: BL2: dst=0x44000000 src=0x81c0000 len=253952(0x3e000)
INFO:
         Image id=3 loaded: 0x44000000 - 0x4403e000
INFO:
        BL2: Loading image id 5
        Loading image id=5 at address 0x50000000
TNFO:
NOTICE: rcar_file_len: len: 0x00100000
```

(continues on next page)

6.29. Renesas RZ/G 429

(continued from previous page)

```
NOTICE: BL2: dst=0x50000000 src=0x8300000 len=1048576(0x100000)
INFO:
         Image id=5 loaded: 0x50000000 - 0x50100000
NOTICE: BL2: Booting BL31
        Entry point address = 0x44000000
INFO:
INFO:
        SPSR = 0x3cd
U-Boot 2021.01-rc1-00244-gac37e14fbd (Nov 04 2020 - 20:03:34 +0000)
CPU: Renesas Electronics R8A774A1 rev 1.3
Model: HopeRun HiHope RZ/G2M with sub board
DRAM: 3.9 GiB
MMC: mmc@ee100000: 0, mmc@ee160000: 1
Loading Environment from MMC... OK
      serial@e6e88000
In:
Out: serial@e6e88000
Err: serial@e6e88000
      eth0: ethernet@e6800000
Hit any key to stop autoboot: 0
```

# 6.30 Rockchip SoCs

Trusted Firmware-A supports a number of Rockchip ARM SoCs from both AARCH32 and AARCH64 fields.

This includes right now: - px30: Quad-Core Cortex-A53 - rk3288: Quad-Core Cortex-A17 (past A12) - rk3328: Quad-Core Cortex-A53 - rk3368: Octa-Core Cortex-A53 - rk3399: Hexa-Core Cortex-A53/A72

### 6.30.1 Boot Sequence

```
For AARCH32: Bootrom -> BL1/BL2 -> BL32 -> BL33 -> Linux kernel
For AARCH64: Bootrom -> BL1/BL2 -> BL31 -> BL33 -> Linux kernel
```

BL1/2 and BL33 can currently be supplied from either: - Coreboot + Depthcharge - U-Boot - either separately as TPL+SPL or only SPL

### 6.30.2 How to build

Rockchip SoCs expect TF-A's BL31 (AARCH64) or BL32 (AARCH32) to get integrated with other boot software like U-Boot or Coreboot, so only these images need to get build from the TF-A repository.

For AARCH64 architectures the build command looks like

```
make CROSS_COMPILE=aarch64-linux-gnu- PLAT=rk3399 bl32
```

while AARCH32 needs a slightly different command

```
make ARCH=aarch32 CROSS_COMPILE=arm-linux-gnueabihf- PLAT=rk3288 AARCH32_SP=sp_min bl32
```

Both need replacing the PLAT argument with the platform from above you want to build for and the CROSS\_COMPILE argument with you cross- compilation toolchain.

# 6.30.3 How to deploy

Both upstream U-Boot and Coreboot projects contain instructions on where to put the built images during their respective build process. So after successfully building TF-A just follow their build instructions to continue.

# 6.31 Socionext UniPhier

Socionext UniPhier Armv8-A SoCs use Trusted Firmware-A (TF-A) as the secure world firmware, supporting BL2 and BL31.

UniPhier SoC family implements its internal boot ROM, which loads 64KB<sup>1</sup> image from a non-volatile storage to the on-chip SRAM, and jumps over to it. TF-A provides a special mode, BL2-AT-EL3, which enables BL2 to execute at EL3. It is useful for platforms with non-TF-A boot ROM, like UniPhier. Here, a problem is BL2 does not fit in the 64KB limit if *Trusted Board Boot (TBB)* is enabled. To solve this issue, Socionext provides a first stage loader called UniPhier BL. This loader runs in the on-chip SRAM, initializes the DRAM, expands BL2 there, and hands the control over to it. Therefore, all images of TF-A run in DRAM.

The UniPhier platform works with/without TBB. See below for the build process of each case. The image authentication for the UniPhier platform fully complies with the Trusted Board Boot Requirements (TBBR) specification.

The UniPhier BL does not implement the authentication functionality, that is, it can not verify the BL2 image by itself. Instead, the UniPhier BL assures the BL2 validity in a different way; BL2 is GZIP-compressed and appended to the UniPhier BL. The concatenation of the UniPhier BL and the compressed BL2 fits in the 64KB limit. The concatenated image is loaded by the internal boot ROM (and verified if the chip fuses are blown).

#### 6.31.1 Boot Flow

#### 1. The Boot ROM

This is hard-wired ROM, so never corrupted. It loads the UniPhier BL (with compressed-BL2 appended) into the on-chip SRAM. If the SoC fuses are blown, the image is verified by the SoC's own method.

#### 2. UniPhier BL

This runs in the on-chip SRAM. After the minimum SoC initialization and DRAM setup, it decompresses the appended BL2 image into the DRAM, then jumps to the BL2 entry.

### 3. BL2 (at EL3)

This runs in the DRAM. It extracts more images such as BL31, BL33 (optionally SCP\_BL2, BL32 as well) from Firmware Image Package (FIP). If TBB is enabled, they are all authenticated by the standard mechanism of TF-A. After loading all the images, it jumps to the BL31 entry.

#### 4. BL31, BL32, and BL33

They all run in the DRAM. See Firmware Design for details.

<sup>&</sup>lt;sup>1</sup> Some SoCs can load 80KB, but the software implementation must be aligned to the lowest common denominator.

### 6.31.2 Basic Build

BL2 must be compressed for the reason above. The UniPhier's platform makefile provides a build target bl2\_gzip for this

For a non-secure boot loader (aka BL33), U-Boot is well supported for UniPhier SoCs. The U-Boot image (u-boot. bin) must be built in advance. For the build procedure of U-Boot, refer to the document in the U-Boot project.

To build minimum functionality for UniPhier (without TBB):

```
make CROSS_COMPILE=<gcc-prefix> PLAT=uniphier BL33=<path-to-BL33> bl2_gzip fip
```

Output images:

- bl2.bin.gz
- fip.bin

# 6.31.3 Optional features

· Trusted Board Boot

mbed TLS is needed as the cryptographic and image parser modules. Refer to the *Prerequisites* document for the appropriate version of mbed TLS.

To enable TBB, add the following options to the build command:

```
TRUSTED_BOARD_BOOT=1 GENERATE_COT=1 MBEDTLS_DIR=<path-to-mbedtls>
```

• System Control Processor (SCP)

If desired, FIP can include an SCP BL2 image. If BL2 finds an SCP BL2 image in FIP, BL2 loads it into DRAM and kicks the SCP. Most of UniPhier boards still work without SCP, but SCP provides better power management support.

To include SCP BL2, add the following option to the build command:

```
SCP_BL2=<path-to-SCP>
```

• BL32 (Secure Payload)

To enable BL32, add the following options to the build command:

```
SPD=<spd> BL32=<path-to-BL32>
```

If you use TSP for BL32, BL32=<path-to-BL32> is not required. Just add the following:

```
SPD=tspd
```

# 6.32 Socionext Synquacer

Socionext's Synquacer SC2A11 is a multi-core processor with 24 cores of Arm Cortex-A53. The Developerbox, of 96boards, is a platform that contains this processor. This port of the Trusted Firmware only supports this platform at the moment.

More information are listed in link.

#### 6.32.1 How to build

#### **Code Locations**

• Trusted Firmware-A: link

• edk2: link

• edk2-platforms: link

• edk2-non-osi: link

#### **Boot Flow**

```
SCP firmware -> TF-A BL31 -> UEFI(edk2)
```

#### **Build Procedure**

• Firstly, in addition to the "normal" build tools you will also need a few specialist tools. On a Debian or Ubuntu operating system try:

```
sudo apt install acpica-tools device-tree-compiler uuid-dev
```

• Secondly, create a new working directory and store the absolute path to this directory in an environment variable, WORKSPACE. It does not matter where this directory is created but as an example:

```
export WORKSPACE=$HOME/build/developerbox-firmware
mkdir -p $WORKSPACE
```

• Run the following commands to clone the source code:

```
cd $WORKSPACE
git clone https://github.com/ARM-software/arm-trusted-firmware -b master
git clone https://github.com/tianocore/edk2.git -b master
git clone https://github.com/tianocore/edk2-platforms.git -b master
git clone https://github.com/tianocore/edk2-non-osi.git -b master
```

• Build ATF:

```
cd $WORKSPACE/arm-trusted-firmware
make -j`nproc` PLAT=synquacer PRELOADED_BL33_BASE=0x8200000 bl31 fiptool
tools/fiptool/fiptool create \
    --tb-fw ./build/synquacer/release/bl31.bin \
    --soc-fw ./build/synquacer/release/bl31.bin \
```

(continues on next page)

(continued from previous page)

```
--scp-fw ./build/synquacer/release/bl31.bin \
../edk2-non-osi/Platform/Socionext/DeveloperBox/fip_all_arm_tf.bin
```

#### • Build EDK2:

```
cd $WORKSPACE
export PACKAGES_PATH=$WORKSPACE/edk2:$WORKSPACE/edk2-platforms:$WORKSPACE/edk2-non-
osi
export ACTIVE_PLATFORM="Platform/Socionext/DeveloperBox/DeveloperBox.dsc"
export GCC5_AARCH64_PREFIX=aarch64-linux-gnu-
unset ARCH
. edk2/edksetup.sh
make -C edk2/BaseTools
build -p $ACTIVE_PLATFORM -b RELEASE -a AARCH64 -t GCC5 -n `nproc` -D DO_X86EMU=TRUE
```

 The firmware image, which comprises the option ROM, ARM trusted firmware and EDK2 itself, can be found \$WORKSPACE/../Build/DeveloperBox/RELEASE\_GCC5/FV/. Use SYNQUACERFIRMWAREUP-DATECAPSULEFMPPKCS7.Cap for UEFI capsule update and SPI\_NOR\_IMAGE.fd for the serial flasher.

Note #1: -t GCC5 can be loosely translated as "enable link-time-optimization"; any version of gcc >= 5 will support this feature and may be used to build EDK2.

Note #2: Replace -b RELEASE with -b DEBUG to build a debug.

#### Install the System Firmware

• Providing your Developerbox is fully working and has on operating system installed then you can adopt your the newly compiled system firmware using the capsule update method:.

• Alternatively you can install SPI\_NOR\_IMAGE.fd using the board recovery method.

# 6.33 STMicroelectronics STM32MP1

STM32MP1 is a microprocessor designed by STMicroelectronics based on a dual Arm Cortex-A7. It is an Armv7-A platform, using dedicated code from TF-A. The STM32MP1 chip also embeds a Cortex-M4. More information can be found on STM32MP1 Series page.

# 6.33.1 STM32MP1 Versions

The STM32MP1 series is available in 3 different lines which are pin-to-pin compatible:

- STM32MP157: Dual Cortex-A7 cores, Cortex-M4 core @ 209 MHz, 3D GPU, DSI display interface and CAN FD
- STM32MP153: Dual Cortex-A7 cores, Cortex-M4 core @ 209 MHz and CAN FD
- STM32MP151: Single Cortex-A7 core, Cortex-M4 core @ 209 MHz

Each line comes with a security option (cryptography & secure boot) and a Cortex-A frequency option:

- A Basic + Cortex-A7 @ 650 MHz
- C Secure Boot + HW Crypto + Cortex-A7 @ 650 MHz
- D Basic + Cortex-A7 @ 800 MHz
- F Secure Boot + HW Crypto + Cortex-A7 @ 800 MHz

The STM32MP1 part number codification page gives more information about part numbers.

# 6.33.2 Design

The STM32MP1 resets in the ROM code of the Cortex-A7. The primary boot core (core 0) executes the boot sequence while secondary boot core (core 1) is kept in a holding pen loop. The ROM code boot sequence loads the TF-A binary image from boot device to embedded SRAM.

The TF-A image must be properly formatted with a STM32 header structure for ROM code is able to load this image. Tool stm32image can be used to prepend this header to the generated TF-A binary.

#### **Boot with FIP**

The use of FIP is now the recommended way to boot STM32MP1 platform. Only BL2 (with STM32 header) is loaded by ROM code. The other binaries are inside the FIP binary: BL32 (SP\_min or OP-TEE), U-Boot and their respective device tree blobs.

#### STM32IMAGE bootchain


Although still supported, this way of booting is not recommended. Pease use FIP instead. At compilation step, BL2, BL32 and DTB file are linked together in a single binary. The stm32image tool is also generated and the header is added to TF-A binary. This binary file with header is named tf-a-stm32mp157c-ev1.stm32. It can then be copied in the first partition of the boot device.

### **Memory mapping**



(continues on next page)

(continued from previous page)



### **Boot sequence**

ROM code -> BL2 (compiled with BL2\_AT\_EL3) -> BL32 (SP\_min) -> BL33 (U-Boot) or if Op-TEE is used:

ROM code -> BL2 (compiled with BL2\_AT\_EL3) -> OP-TEE -> BL33 (U-Boot)

# 6.33.3 Build Instructions

Boot media(s) supported by BL2 must be specified in the build command. Available storage medias are:

- STM32MP\_SDMMC
- STM32MP\_EMMC
- STM32MP\_RAW\_NAND
- STM32MP\_SPI\_NAND
- STM32MP\_SPI\_NOR

#### **Boot with FIP**

You need to build BL2, BL32 (SP\_min or OP-TEE) and BL33 (U-Boot) before building FIP binary.

#### **U-Boot**

```
cd <u-boot_directory>
make stm32mp15_trusted_defconfig
make DEVICE_TREE=stm32mp157c-ev1 all
```

## **OP-TEE** (optional)

### TF-A BL32 (SP\_min)

If you choose not to use OP-TEE, you can use TF-A SP\_min. To build TF-A BL32, and its device tree file:

```
make CROSS_COMPILE=arm-none-eabi- PLAT=stm32mp1 ARCH=aarch32 ARM_ARCH_MAJOR=7 \
    AARCH32_SP=sp_min DTB_FILE_NAME=stm32mp157c-ev1.dtb bl32 dtbs
```

### **TF-A BL2**

To build TF-A BL2 with its STM32 header for SD-card boot:

```
make CROSS_COMPILE=arm-none-eabi- PLAT=stm32mp1 ARCH=aarch32 ARM_ARCH_MAJOR=7 \
    DTB_FILE_NAME=stm32mp157c-ev1.dtb STM32MP_SDMMC=1
```

For other boot devices, you have to replace STM32MP\_SDMMC in the previous command with the desired device flag.

This BL2 is independent of the BL32 used (SP\_min or OP-TEE)

#### **FIP**

With BL32 SP\_min:

```
make CROSS_COMPILE=arm-none-eabi- PLAT=stm32mp1 ARCH=aarch32 ARM_ARCH_MAJOR=7 \
    AARCH32_SP=sp_min \
    DTB_FILE_NAME=stm32mp157c-ev1.dtb \
    BL33=<u-boot_directory>/u-boot-nodtb.bin \
    BL33_CFG=<u-boot_directory>/u-boot.dtb \
    fip
```

With OP-TEE:

```
make CROSS_COMPILE=arm-none-eabi- PLAT=stm32mp1 ARCH=aarch32 ARM_ARCH_MAJOR=7 \
    DTB_FILE_NAME=stm32mp157c-ev1.dtb \
    BL33=<u-boot_directory>/u-boot-nodtb.bin \
    BL33_CFG=<u-boot_directory>/u-boot.dtb \
    BL32=<optee_directory>/tee-header_v2.bin \
    BL32_EXTRA1=<optee_directory>/tee-pager_v2.bin
    BL32_EXTRA2=<optee_directory>/tee-pageable_v2.bin
    fip
```

#### STM32IMAGE bootchain

You need to add the following flag to the make command: STM32MP\_USE\_STM32IMAGE=1

To build with SP\_min and support for SD-card boot:

```
make CROSS_COMPILE=arm-linux-gnueabihf- PLAT=stm32mp1 ARCH=aarch32 ARM_ARCH_MAJOR=7 \
         AARCH32_SP=sp_min STM32MP_SDMMC=1 DTB_FILE_NAME=stm32mp157c-ev1.dtb \
         STM32MP_USE_STM32IMAGE=1

cd <u-boot_directory>
make stm32mp15_trusted_defconfig
make DEVICE_TREE=stm32mp157c-ev1 all
```

To build TF-A with OP-TEE support for SD-card boot:

The following build options are supported:

• ENABLE\_STACK\_PROTECTOR: To enable the stack protection.

# 6.33.4 Populate SD-card

### **Boot with FIP**

The SD-card has to be formatted with GPT. It should contain at least those partitions:

- fsbl: to copy the tf-a-stm32mp157c-ev1.stm32 binary (BL2)
- fip: which contains the FIP binary

Usually, two copies of fsbl are used (fsbl1 and fsbl2) instead of one partition fsbl.

#### STM32IMAGE bootchain

The SD-card has to be formatted with GPT. It should contain at least those partitions:

- fsbl: to copy the tf-a-stm32mp157c-ev1.stm32 binary
- ssbl: to copy the u-boot.stm32 binary

Usually, two copies of fsbl are used (fsbl1 and fsbl2) instead of one partition fsbl.

OP-TEE artifacts go into separate partitions as follows:

- teeh: tee-header\_v2.stm32
- teed: tee-pageable v2.stm32
- teex: tee-pager\_v2.stm32

# 6.34 Texas Instruments K3

Trusted Firmware-A (TF-A) implements the EL3 firmware layer for Texas Instruments K3 SoCs.

### **6.34.1 Boot Flow**

```
R5(U-Boot) --> TF-A BL31 --> BL32(OP-TEE) --> TF-A BL31 --> BL33(U-Boot) --> Linux
Optional direct to Linux boot

--> BL33(Linux)
```

Texas Instruments K3 SoCs contain an R5 processor used as the boot master, it loads the needed images for A53 startup, because of this we do not need BL1 or BL2 TF-A stages.

#### 6.34.2 Build Instructions

https://github.com/ARM-software/arm-trusted-firmware.git

TF-A:

```
make CROSS_COMPILE=aarch64-linux-gnu- PLAT=k3 SPD=opteed all
```

OP-TEE:

```
make ARCH=arm CROSS_COMPILE64=aarch64-linux-gnu- PLATFORM=k3 CFG_ARM64_core=y all
```

#### R5 U-Boot:

```
make ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf- am65x_evm_r5_defconfig make ARCH=arm CROSS_COMPILE=arm-linux-gnueabihf- SYSFW=<path to SYSFW>
```

# A53 U-Boot:

```
make ARCH=arm CROSS_COMPILE=aarch64-linux-gnu- am65x_evm_a53_defconfig make ARCH=arm CROSS_COMPILE=aarch64-linux-gnu- ATF=<path> TEE=<path>
```

### 6.34.3 Deploy Images

cp tiboot3.bin tispl.bin u-boot.img /sdcard/boot/

# 6.35 Xilinx Versal

Trusted Firmware-A implements the EL3 firmware layer for Xilinx Versal. The platform only uses the runtime part of TF-A as Xilinx Versal already has a BootROM (BL1) and PMC FW (BL2).

BL31 is TF-A. BL32 is an optional Secure Payload. BL33 is the non-secure world software (U-Boot, Linux etc).

To build: `bash make RESET\_TO\_BL31=1 CROSS\_COMPILE=aarch64-none-elf- PLAT=versal bl31 `

To build ATF for different platform (supported are "silicon"(default) and "versal\_virt") `bash make RESET\_TO\_BL31=1 CROSS\_COMPILE=aarch64-none-elf- PLAT=versal VERSAL\_PLATFORM=versal\_virt bl31 `

To build TF-A for JTAG DCC console `bash make RESET\_TO\_BL31=1 CROSS\_COMPILE=aarch64-none-elf-PLAT=versal bl31 VERSAL\_CONSOLE=dcc `

To build TF-A with Straight-Line Speculation(SLS) `bash make RESET\_TO\_BL31=1 CROSS\_COMPILE=aarch64-none-elf- PLAT=versal bl31 HARDEN\_SLS\_ALL=1 `

# 6.35.1 Xilinx Versal platform specific build options

- VERSAL\_ATF\_MEM\_BASE: Specifies the base address of the bl31 binary.
- VERSAL\_ATF\_MEM\_SIZE: Specifies the size of the memory region of the bl31 binary.
- VERSAL\_BL32\_MEM\_BASE: Specifies the base address of the bl32 binary.
- VERSAL\_BL32\_MEM\_SIZE: Specifies the size of the memory region of the bl32 binary.
- VERSAL\_CONSOLE: Select the console driver. Options: pl011, pl011\_0: ARM pl011 UART 0 pl011\_1 : ARM pl011 UART 1
- VERSAL\_PLATFORM: Select the platform. Options: versal\_virt : Versal Virtual platform

### 6.35.2 # PLM->TF-A Parameter Passing

The PLM populates a data structure with image information for the TF-A. The TF-A uses that data to hand off to the loaded images. The address of the handoff data structure is passed in the `PMC\_GLOBAL\_GLOB\_GEN\_STORAGE4` register. The register is free to be used by other software once the TF-A is bringing up further firmware images.

# 6.36 Xilinx Zynq UltraScale+ MPSoC

Trusted Firmware-A (TF-A) implements the EL3 firmware layer for Xilinx Zynq UltraScale + MPSoC. The platform only uses the runtime part of TF-A as ZynqMP already has a BootROM (BL1) and FSBL (BL2).

BL31 is TF-A. BL32 is an optional Secure Payload. BL33 is the non-secure world software (U-Boot, Linux etc). To build:

```
make CROSS_COMPILE=aarch64-none-elf- PLAT=zynqmp bl31
```

To build bl32 TSP you have to rebuild bl31 too:

```
make CROSS_COMPILE=aarch64-none-elf- PLAT=zynqmp SPD=tspd bl31 bl32
```

To build TF-A for JTAG DCC console:

```
make CROSS_COMPILE=aarch64-none-elf- PLAT=zynqmp RESET_TO_BL31=1 bl31 ZYNQMP_CONSOLE=dcc
```

# 6.36.1 ZynqMP platform specific build options

- ZYNQMP\_ATF\_MEM\_BASE: Specifies the base address of the bl31 binary.
- ZYNQMP\_ATF\_MEM\_SIZE: Specifies the size of the memory region of the bl31 binary.
- ZYNQMP\_BL32\_MEM\_BASE: Specifies the base address of the bl32 binary.
- ZYNQMP\_BL32\_MEM\_SIZE: Specifies the size of the memory region of the bl32 binary.
- ZYNQMP\_CONSOLE: Select the console driver. Options:
  - cadence, cadence0: Cadence UART 0
  - cadence1: Cadence UART 1

# 6.36.2 FSBL->TF-A Parameter Passing

The FSBL populates a data structure with image information for TF-A. TF-A uses that data to hand off to the loaded images. The address of the handoff data structure is passed in the PMU\_GLOBAL.GLOBAL\_GEN\_STORAGE6 register. The register is free to be used by other software once TF-A has brought up further firmware images.

### 6.36.3 Power Domain Tree

The following power domain tree represents the power domain model used by TF-A for ZynqMP:



The 4 leaf power domains represent the individual A53 cores, while resources common to the cluster are grouped in the power domain on the top.

# 6.37 Broadcom Stingray

# 6.37.1 Description

Broadcom's Stingray(BCM958742t) is a multi-core processor with 8 Cortex-A72 cores. Trusted Firmware-A (TF-A) is used to implement secure world firmware, supporting BL2 and BL31 for Broadcom Stingray SoCs.

On Poweron, Boot ROM will load bl2 image and Bl2 will initialize the hardware, then loads bl31 and bl33 into DDR and boots to bl33.

# 6.37.2 Boot Sequence

Bootrom -> TF-A BL2 -> TF-A BL31 -> BL33(u-boot)

#### **Code Locations**

• Trusted Firmware-A: link

#### 6.37.3 How to build

#### **Build Procedure**

- Prepare AARCH64 toolchain.
- Build u-boot first, and get the binary image: u-boot.bin,
- Build TF-A

Build fip:

make CROSS\_COMPILE=aarch64-linux-gnu- PLAT=stingray BOARD\_CFG=bcm958742t all fip\_
\_\_\_\_\_BL33=u-boot.bin

### **Deploy TF-A Images**

The u-boot will be upstreamed soon, this doc will be updated once they are ready, and the link will be posted.

This section provides a list of supported upstream *platform ports* and the documentation associated with them.

**Note:** In addition to the platforms ports listed within the table of contents, there are several additional platforms that are supported upstream but which do not currently have associated documentation:

- Arm Neoverse N1 System Development Platform (N1SDP)
- Arm Neoverse Reference Design N1 Edge (RD-N1-Edge) FVP
- Arm Neoverse Reference Design E1 Edge (RD-E1-Edge) FVP
- Arm SGI-575 and SGM-775
- MediaTek MT6795 and MT8173 SoCs
- Arm Morello Platform

 Trusted Firmware-A

Copyright (c) 2019-2020, Arm Limited. All rights reserved.

**CHAPTER** 

SEVEN

# **PERFORMANCE & TESTING**

# 7.1 PSCI Performance Measurements on Arm Juno Development Platform

This document summarises the findings of performance measurements of key operations in the Trusted Firmware-A Power State Coordination Interface (PSCI) implementation, using the in-built Performance Measurement Framework (PMF) and runtime instrumentation timestamps.

#### **7.1.1 Method**

We used the Juno R1 platform for these tests, which has 4 x Cortex-A53 and 2 x Cortex-A57 clusters running at the following frequencies:

Domain	Frequency (MHz)
Cortex-A57	900 (nominal)
Cortex-A53	650 (underdrive)
AXI subsystem	533

Juno supports CPU, cluster and system power down states, corresponding to power levels 0, 1 and 2 respectively. It does not support any retention states.

We used the upstream TF master as of 31/01/2017, building the platform using the ENABLE\_RUNTIME\_INSTRUMENTATION option:

```
make PLAT=juno ENABLE_RUNTIME_INSTRUMENTATION=1 \
    SCP_BL2=<path/to/scp-fw.bin> \
    BL33=<path/to/test-fw.bin> \
    all fip
```

When using the debug build of TF, there was no noticeable difference in the results.

The tests are based on an ARM-internal test framework. The release build of this framework was used because the results in the debug build became skewed; the console output prevented some of the tests from executing in parallel.

The tests consist of both parallel and sequential tests, which are broadly described as follows:

- Parallel Tests This type of test powers on all the non-lead CPUs and brings them and the lead CPU to a common synchronization point. The lead CPU then initiates the test on all CPUs in parallel.
- Sequential Tests This type of test powers on each non-lead CPU in sequence. The lead CPU initiates the test on a non-lead CPU then waits for the test to complete before proceeding to the next non-lead CPU. The lead CPU then executes the test on itself.

In the results below, CPUs 0-3 refer to CPUs in the little cluster (A53) and CPUs 4-5 refer to CPUs in the big cluster (A57). In all cases CPU 4 is the lead CPU.

PSCI\_ENTRY refers to the time taken from entering the TF PSCI implementation to the point the hardware enters the low power state (WFI). Referring to the TF runtime instrumentation points, this corresponds to: (RT\_INSTR\_ENTER\_HW\_LOW\_PWR - RT\_INSTR\_ENTER\_PSCI).

PSCI\_EXIT refers to the time taken from the point the hardware exits the low power state to exiting the TF PSCI implementation. This corresponds to: (RT\_INSTR\_EXIT\_PSCI - RT\_INSTR\_EXIT\_HW\_LOW\_PWR).

CFLUSH\_OVERHEAD refers to the part of PSCI\_ENTRY taken to flush the caches. This corresponds to: (RT\_INSTR\_EXIT\_CFLUSH - RT\_INSTR\_ENTER\_CFLUSH).

Note there is very little variance observed in the values given (~1us), although the values for each CPU are sometimes interchanged, depending on the order in which locks are acquired. Also, there is very little variance observed between executing the tests sequentially in a single boot or rebooting between tests.

Given that runtime instrumentation using PMF is invasive, there is a small (unquantified) overhead on the results. PMF uses the generic counter for timestamps, which runs at 50MHz on Juno.

# 7.1.2 Results and Commentary

#### CPU\_SUSPEND to deepest power level on all CPUs in parallel

CPU	PSCI_ENTRY (us)	PSCI_EXIT (us)	CFLUSH_OVERHEAD (us)
0	27	20	5
1	114	86	5
2	202	58	5
3	375	29	94
4	20	22	6
5	290	18	206

A large variance in PSCI\_ENTRY and PSCI\_EXIT times across CPUs is observed due to TF PSCI lock contention. In the worst case, CPU 3 has to wait for the 3 other CPUs in the cluster (0-2) to complete PSCI\_ENTRY and release the lock before proceeding.

The CFLUSH\_OVERHEAD times for CPUs 3 and 5 are higher because they are the last CPUs in their respective clusters to power down, therefore both the L1 and L2 caches are flushed.

The CFLUSH\_OVERHEAD time for CPU 5 is a lot larger than that for CPU 3 because the L2 cache size for the big cluster is lot larger (2MB) compared to the little cluster (1MB).

# CPU\_SUSPEND to power level 0 on all CPUs in parallel

CPU	PSCI_ENTRY (us)	PSCI_EXIT (us)	CFLUSH_OVERHEAD (us)
0	116	14	8
1	204	14	8
2	287	13	8
3	376	13	9
4	29	15	7
5	21	15	8

There is no lock contention in TF generic code at power level 0 but the large variance in PSCI\_ENTRY times across CPUs is due to lock contention in Juno platform code. The platform lock is used to mediate access to a single SCP

communication channel. This is compounded by the SCP firmware waiting for each AP CPU to enter WFI before making the channel available to other CPUs, which effectively serializes the SCP power down commands from all CPUs.

On platforms with a more efficient CPU power down mechanism, it should be possible to make the PSCI\_ENTRY times smaller and consistent.

The PSCI\_EXIT times are consistent across all CPUs because TF does not require locks at power level 0.

The CFLUSH\_OVERHEAD times for all CPUs are small and consistent since only the cache associated with power level 0 is flushed (L1).

### CPU\_SUSPEND to deepest power level on all CPUs in sequence

CPU	PSCI_ENTRY (us)	PSCI_EXIT (us)	CFLUSH_OVERHEAD (us)
0	114	20	94
1	114	20	94
2	114	20	94
3	114	20	94
4	195	22	180
5	21	17	6

The CFLUSH\_OVERHEAD times for lead CPU 4 and all CPUs in the non-lead cluster are large because all other CPUs in the cluster are powered down during the test. The CPU\_SUSPEND call powers down to the cluster level, requiring a flush of both L1 and L2 caches.

The CFLUSH\_OVERHEAD time for CPU 4 is a lot larger than those for the little CPUs because the L2 cache size for the big cluster is lot larger (2MB) compared to the little cluster (1MB).

The PSCI\_ENTRY and CFLUSH\_OVERHEAD times for CPU 5 are low because lead CPU 4 continues to run while CPU 5 is suspended. Hence CPU 5 only powers down to level 0, which only requires L1 cache flush.

### CPU\_SUSPEND to power level 0 on all CPUs in sequence

CPU	PSCI_ENTRY (us)	PSCI_EXIT (us)	CFLUSH_OVERHEAD (us)
0	22	14	5
1	22	14	5
2	21	14	5
3	22	14	5
4	17	14	6
5	18	15	6

Here the times are small and consistent since there is no contention and it is only necessary to flush the cache to power level 0 (L1). This is the best case scenario.

The PSCI\_ENTRY times for CPUs in the big cluster are slightly smaller than for the CPUs in little cluster due to greater CPU performance.

The PSCI\_EXIT times are generally lower than in the last test because the cluster remains powered on throughout the test and there is less code to execute on power on (for example, no need to enter CCI coherency)

### CPU\_OFF on all non-lead CPUs in sequence then CPU\_SUSPEND on lead CPU to deepest power level

The test sequence here is as follows:

- 1. Call CPU\_ON and CPU\_OFF on each non-lead CPU in sequence.
- 2. Program wake up timer and suspend the lead CPU to the deepest power level.
- 3. Call CPU\_ON on non-lead CPU to get the timestamps from each CPU.

CPU	PSCI_ENTRY (us)	PSCI_EXIT (us)	CFLUSH_OVERHEAD (us)
0	110	28	93
1	110	28	93
2	110	28	93
3	111	28	93
4	195	22	181
5	20	23	6

The CFLUSH\_OVERHEAD times for all little CPUs are large because all other CPUs in that cluster are powerered down during the test. The CPU\_OFF call powers down to the cluster level, requiring a flush of both L1 and L2 caches.

The PSCI\_ENTRY and CFLUSH\_OVERHEAD times for CPU 5 are small because lead CPU 4 is running and CPU 5 only powers down to level 0, which only requires an L1 cache flush.

The CFLUSH\_OVERHEAD time for CPU 4 is a lot larger than those for the little CPUs because the L2 cache size for the big cluster is lot larger (2MB) compared to the little cluster (1MB).

The PSCI\_EXIT times for CPUs in the big cluster are slightly smaller than for CPUs in the little cluster due to greater CPU performance. These times generally are greater than the PSCI\_EXIT times in the CPU\_SUSPEND tests because there is more code to execute in the "on finisher" compared to the "suspend finisher" (for example, GIC redistributor register programming).

#### PSCI\_VERSION on all CPUs in parallel

Since very little code is associated with PSCI\_VERSION, this test approximates the round trip latency for handling a fast SMC at EL3 in TF.

CPU	TOTAL TIME (ns)
0	3020
1	2940
2	2980
3	3060
4	520
5	720

The times for the big CPUs are less than the little CPUs due to greater CPU performance.

We suspect the time for lead CPU 4 is shorter than CPU 5 due to subtle cache effects, given that these measurements are at the nano-second level.

Copyright (c) 2019-2020, Arm Limited and Contributors. All rights reserved.

# 7.2 Test Secure Payload (TSP) and Dispatcher (TSPD)

# 7.2.1 Building the Test Secure Payload

The TSP is coupled with a companion runtime service in the BL31 firmware, called the TSPD. Therefore, if you intend to use the TSP, the BL31 image must be recompiled as well. For more information on SPs and SPDs, see the *Secure-EL1 Payloads and Dispatchers* section in the *Firmware Design*.

First clean the TF-A build directory to get rid of any previous BL31 binary. Then to build the TSP image use:

```
make PLAT=<platform> SPD=tspd all
```

An additional boot loader binary file is created in the build directory:

```
build/<platform>/<build-type>/bl32.bin
```

Copyright (c) 2019, Arm Limited. All rights reserved.

# 7.3 Performance Monitoring Unit

The Performance Monitoring Unit (PMU) allows recording of architectural and microarchitectural events for profiling purposes.

This document gives an overview of the PMU counter configuration to assist with implementation and to complement the PMU security guidelines given in the *Secure Development Guidelines* document.

**Note:** This section applies to Armv8-A implementations which have version 3 of the Performance Monitors Extension (PMUv3).

#### 7.3.1 PMU Counters

The PMU makes 32 counters available at all privilege levels:

- 31 programmable event counters: PMEVCNTR<n>, where n is 0 to 30.
- A dedicated cycle counter: PMCCNTR.

#### **Architectural mappings**

Counters	State	System Register Name
Programmable	AArch64	PMEVCNTR <n>_EL0[63*:0]</n>
	AArch32	PMEVCNTR <n>[31:0]</n>
Cycle	AArch64	PMCCNTR_EL0[63:0]
	AArch32	PMCCNTR[63:0]

**Note:** Bits [63:32] are only available if ARMv8.5-PMU is implemented. Refer to the Arm ARM for a detailed description of ARMv8.5-PMU features.

# 7.3.2 Configuring the PMU for counting events

Each programmable counter has an associated register, PMEVTYPER<n> which configures it. The cycle counter has the PMCCFILTR\_EL0 register, which has an identical function and bit field layout as PMEVTYPER<n>. In addition, the counters are enabled (permitted to increment) via the PMCNTENSET and PMCR registers. These can be accessed at all privilege levels.

# **Architectural mappings**

AArch64	AArch32
PMEVTYPER <n>_EL0[63*:0]</n>	PMEVTYPER <n>[31:0]</n>
PMCCFILTR_EL0[63*:0]	PMCCFILTR[31:0]
PMCNTENSET_EL0[63*:0]	PMCNTENSET[31:0]
PMCR_EL0[63*:0]	PMCR[31:0]

**Note:** Bits [63:32] are reserved.

#### Relevant register fields

For PMEVTYPER<n>\_EL0/PMEVTYPER<n> and PMCCFILTR\_EL0/PMCCFILTR, the most important fields are:

- P:
- Bit 31.
- If set to 0, will increment the associated PMEVCNTR<n> at EL1.
- NSK:
  - Bit 29.
  - If equal to the P bit it enables the associated PMEVCNTR<n> at Non-secure EL1.
  - Reserved if EL3 not implemented.
- NSH:
  - Bit 27.
  - If set to 1, will increment the associated PMEVCNTR<n> at EL2.
  - Reserved if EL2 not implemented.
- SH:
  - Bit 24.
  - If different to the NSH bit it enables the associated PMEVCNTR<n> at Secure EL2.
  - Reserved if Secure EL2 not implemented.
- M:
- Bit 26.
- If equal to the P bit it enables the associated PMEVCNTR<n> at EL3.
- evtCount[15:10]:

- Extension to evtCount[9:0]. Reserved unless ARMv8.1-PMU implemented.
- evtCount[9:0]:
  - The event number that the associated PMEVCNTR<n> will count.

For PMCNTENSET\_ELO/PMCNTENSET, the most important fields are:

- P[30:0]:
  - Setting bit P[n] to 1 enables counter PMEVCNTR<n>.
  - The effects of PMEVTYPER<n> are applied on top of this. In other words, the counter will not increment at any privilege level or security state unless it is enabled here.
- C:
- Bit 31.
- If set to 1 enables the cycle counter PMCCNTR.

For PMCR/PMCR\_EL0, the most important fields are:

- DP:
  - Bit 5.
  - If set to 1 it disables the cycle counter PMCCNTR where event counting (by PMEVCNTR<n>) is prohibited (e.g. EL2 and the Secure world).
  - If set to 0, PMCCNTR will not be affected by this bit and therefore will be able to count where the programmable counters are prohibited.
- E:
- Bit 0.
- Enables/disables counting altogether.
- The effects of PMCNTENSET and PMCR.DP are applied on top of this. In other words, if this bit is 0 then no counters will increment regardless of how the other PMU system registers or bit fields are configured.

#### References

• Arm ARM

Copyright (c) 2019-2020, Arm Limited and Contributors. All rights reserved.

Copyright (c) 2019-2020, Arm Limited. All rights reserved.

# **SECURITY ADVISORIES**

# 8.1 Advisory TFV-1 (CVE-2016-10319)

Title	Malformed Firmware Update SMC can result in copy of unexpectedly large data into
	secure memory
CVE ID	CVE-2016-10319
Date	18 Oct 2016
Versions Affected	v1.2 and v1.3 (since commit 48bfb88)
Configurations Af-	Platforms that use AArch64 BL1 plus untrusted normal world firmware update code execut-
fected	ing before BL31
Impact	Copy of unexpectedly large data into the free secure memory reported by BL1 platform code
Fix Version	Pull Request #783
Credit	IOActive

Generic Trusted Firmware (TF) BL1 code contains an SMC interface that is briefly available after cold reset to support the Firmware Update (FWU) feature (also known as recovery mode). This allows most FWU functionality to be implemented in the normal world, while retaining the essential image authentication functionality in BL1. When cold boot reaches the EL3 Runtime Software (for example, BL31 on AArch64 systems), the FWU SMC interface is replaced by the EL3 Runtime SMC interface. Platforms may choose how much of this FWU functionality to use, if any.

The BL1 FWU SMC handling code, currently only supported on AArch64, contains several vulnerabilities that may be exploited when *all* the following conditions apply:

- 1. Platform code uses TF BL1 with the TRUSTED\_BOARD\_BOOT build option enabled.
- 2. Platform code arranges for untrusted normal world FWU code to be executed in the cold boot path, before BL31 starts. Untrusted in this sense means code that is not in ROM or has not been authenticated or has otherwise been executed by an attacker.
- 3. Platform code copies the insecure pattern described below from the ARM platform version of bl1\_plat\_mem\_check().

The vulnerabilities consist of potential integer overflows in the input validation checks while handling the FWU\_SMC\_IMAGE\_COPY SMC. The SMC implementation is designed to copy an image into secure memory for subsequent authentication, but the vulnerabilities may allow an attacker to copy unexpectedly large data into secure memory. Note that a separate vulnerability is required to leverage these vulnerabilities; for example a way to get the system to change its behaviour based on the unexpected secure memory contents.

Two of the vulnerabilities are in the function bl1\_fwu\_image\_copy() in bl1/bl1\_fwu.c. These are listed below, referring to the v1.3 tagged version of the code:

• Line 155:

```
* If last block is more than expected then
 * clip the block to the required image size.
if (image_desc->copied_size + block_size >
     image_desc->image_info.image_size) {
    block_size = image_desc->image_info.image_size -
        image_desc->copied_size;
    WARN("BL1-FWU: Copy argument block_size > remaining image size."
        " Clipping block_size\n");
}
/* Make sure the image src/size is mapped. */
if (bl1_plat_mem_check(image_src, block_size, flags)) {
   WARN("BL1-FWU: Copy arguments source/size not mapped\n");
    return -ENOMEM;
}
INFO("BL1-FWU: Continuing image copy in blocks\n");
/* Copy image for given block size. */
base_addr += image_desc->copied_size;
image_desc->copied_size += block_size;
memcpy((void *)base_addr, (const void *)image_src, block_size);
```

This code fragment is executed when the image copy operation is performed in blocks over multiple SMCs. block\_size is an SMC argument and therefore potentially controllable by an attacker. A very large value may result in an integer overflow in the 1st if statement, which would bypass the check, allowing an unclipped block\_size to be passed into bl1\_plat\_mem\_check(). If bl1\_plat\_mem\_check() also passes, this may result in an unexpectedly large copy of data into secure memory.

#### • Line 206:

```
/* Make sure the image src/size is mapped. */
if (bl1_plat_mem_check(image_src, block_size, flags)) {
    WARN("BL1-FWU: Copy arguments source/size not mapped\n");
   return -ENOMEM;
}
/* Find out how much free trusted ram remains after BL1 load */
mem_layout = bl1_plat_sec_mem_layout();
if ((image_desc->image_info.image_base < mem_layout->free_base) ||
     (image_desc->image_info.image_base + image_size >
     mem_layout->free_base + mem_layout->free_size)) {
    WARN("BL1-FWU: Memory not available to copy\n");
    return -ENOMEM;
}
/* Update the image size. */
image_desc->image_info.image_size = image_size;
/* Copy image for given size. */
```

(continues on next page)

(continued from previous page)

```
memcpy((void *)base_addr, (const void *)image_src, block_size);
...
```

This code fragment is executed during the 1st invocation of the image copy operation. Both block\_size and image\_size are SMC arguments. A very large value of image\_size may result in an integer overflow in the 2nd if statement, which would bypass the check, allowing execution to proceed. If bl1\_plat\_mem\_check() also passes, this may result in an unexpectedly large copy of data into secure memory.

If the platform's implementation of bl1\_plat\_mem\_check() is correct then it may help prevent the above 2 vulnerabilities from being exploited. However, the ARM platform version of this function contains a similar vulnerability:

• Line 88 of plat/arm/common/arm\_bl1\_fwu.c in function of bl1\_plat\_mem\_check():

This function checks that the passed memory region is within one of the regions mapped in by ARM platforms. Here, mem\_size may be the block\_size passed from bl1\_fwu\_image\_copy(). A very large value of mem\_size may result in an integer overflow and the function to incorrectly return success. Platforms that copy this insecure pattern will have the same vulnerability.

# 8.2 Advisory TFV-2 (CVE-2017-7564)

Title	Enabled secure self-hosted invasive debug interface can allow normal world to panic secure world
CVE ID	CVE-2017-7564
Date	02 Feb 2017
Versions Affected	All versions up to v1.3
Configurations	All
Affected	
Impact	Denial of Service (secure world panic)
Fix Version	15 Feb 2017 Pull Request #841
Credit	ARM

The MDCR\_EL3.SDD bit controls AArch64 secure self-hosted invasive debug enablement. By default, the BL1 and BL31 images of the current version of ARM Trusted Firmware (TF) unconditionally assign this bit to 0 in the early entrypoint code, which enables debug exceptions from the secure world. This can be seen in the implementation of the el3\_arch\_init\_common AArch64 macro . Given that TF does not currently contain support for this feature (for example, by saving and restoring the appropriate debug registers), this may allow a normal world attacker to induce a panic in the secure world.

The MDCR\_EL3. SDD bit should be assigned to 1 to disable debug exceptions from the secure world.

Earlier versions of TF (prior to commit 495f3d3) did not assign this bit. Since the bit has an architecturally UNKNOWN reset value, earlier versions may or may not have the same problem, depending on the platform.

A similar issue applies to the MDCR\_EL3. SPD32 bits, which control AArch32 secure self-hosted invasive debug enablement. TF assigns these bits to 00 meaning that debug exceptions from Secure EL1 are enabled by the authentication interface. Therefore this issue only exists for AArch32 Secure EL1 code when secure privileged invasive debug is enabled by the authentication interface, at which point the device is vulnerable to other, more serious attacks anyway.

However, given that TF contains no support for handling debug exceptions, the MDCR\_EL3.SPD32 bits should be assigned to 10 to disable debug exceptions from AArch32 Secure EL1.

Finally, this also issue applies to AArch32 platforms that use the TF SP\_MIN image or integrate the AArch32 equivalent of the el3\_arch\_init\_common macro. Here the affected bits are SDCR.SPD, which should also be assigned to 10 instead of 00

# 8.3 Advisory TFV-3 (CVE-2017-7563)

Title	RO memory is always executable at AArch64 Secure EL1
CVE ID	CVE-2017-7563
Date	06 Apr 2017
Versions Affected	v1.3 (since Pull Request #662)
Configurations Af-	AArch64 BL2, TSP or other users of xlat_tables library executing at AArch64 Secure
fected	EL1
Impact	Unexpected Privilege Escalation
Fix Version	Pull Request #924
Credit	ARM

The translation table library in ARM Trusted Firmware (TF) (under lib/xlat\_tables and lib/xlat\_tables\_v2) provides APIs to help program translation tables in the MMU. The xlat\_tables client specifies its required memory mappings in the form of mmap\_region structures. Each mmap\_region has memory attributes represented by the mmap\_attr\_t enumeration type. This contains flags to control data access permissions (MT\_RO/MT\_RW) and instruction execution permissions (MT\_EXECUTE/MT\_EXECUTE\_NEVER). Thus a mapping specifying both MT\_RO and MT\_EXECUTE\_NEVER should result in a Read-Only (RO), non-executable memory region.

This feature does not work correctly for AArch64 images executing at Secure EL1. Any memory region mapped as RO will always be executable, regardless of whether the client specified MT\_EXECUTE or MT\_EXECUTE\_NEVER.

The vulnerability is known to affect the BL2 and Test Secure Payload (TSP) images on platforms that enable the SEPARATE\_CODE\_AND\_RODATA build option, which includes all ARM standard platforms, and the upstream Xilinx and NVidia platforms. The RO data section for these images on these platforms is unexpectedly executable instead of non-executable. Other platforms or xlat\_tables clients may also be affected.

The vulnerability primarily manifests itself after Pull Request #662. Before that, xlat\_tables clients could not specify instruction execution permissions separately to data access permissions. All RO normal memory regions were implicitly executable. Before Pull Request #662. the vulnerability would only manifest itself for device memory mapped as RO; use of this mapping is considered rare, although the upstream QEMU platform uses this mapping when the DEVICE2\_BASE build option is used.

Note that one or more separate vulnerabilities are also required to exploit this vulnerability.

The vulnerability is due to incorrect handling of the execute-never bits in the translation tables. The EL3 translation regime uses a single XN bit to determine whether a region is executable. The Secure EL1&0 translation regime handles 2 Virtual Address (VA) ranges and so uses 2 bits, UXN and PXN. The xlat\_tables library only handles the XN bit, which maps to UXN in the Secure EL1&0 regime. As a result, this programs the Secure EL0 execution permissions but always leaves the memory as executable at Secure EL1.

The vulnerability is mitigated by the following factors:

• The xlat\_tables library ensures that all Read-Write (RW) memory regions are non-executable by setting the SCTLR\_ELx.WXN bit. This overrides any value of the XN, UXN or PXN bits in the translation tables. See the enable\_mmu() function:

```
sctlr = read_sctlr_el##_el();
sctlr |= SCTLR_WXN_BIT | SCTLR_M_BIT; \
```

- AArch32 configurations are unaffected. Here the XN bit controls execution privileges of the currently executing translation regime, which is the desired behaviour.
- ARM TF EL3 code (for example BL1 and BL31) ensures that all non-secure memory mapped into the secure world is non-executable by setting the SCR\_EL3.SIF bit. See the el3\_arch\_init\_common macro in el3\_common\_macros.S.

# 8.4 Advisory TFV-4 (CVE-2017-9607)

Title	Malformed Firmware Update SMC can result in copy or authentication of unexpected
	data in secure memory in AArch32 state
CVE ID	CVE-2017-9607
Date	20 Jun 2017
Versions Af-	None (only between 22 May 2017 and 14 June 2017)
fected	
Configurations	Platforms that use AArch32 BL1 plus untrusted normal world firmware update code executing
Affected	before BL31
Impact	Copy or authentication of unexpected data in the secure memory
Fix Version	Pull Request #979 (merged on 14 June 2017)
Credit	ARM

The include/lib/utils\_def.h header file provides the check\_uptr\_overflow() macro, which aims at detecting arithmetic overflows that may occur when computing the sum of a base pointer and an offset. This macro evaluates to 1 if the sum of the given base pointer and offset would result in a value large enough to wrap around, which may lead to unpredictable behaviour.

The macro code is at line 52, referring to the version of the code as of commit c396b73:

```
/*
  * Evaluates to 1 if (ptr + inc) overflows, 0 otherwise.
  * Both arguments must be unsigned pointer values (i.e. uintptr_t).
  */
#define check_uptr_overflow(ptr, inc) \
  (((ptr) > UINTPTR_MAX - (inc)) ? 1 : 0)
```

This macro does not work correctly for AArch32 images. It fails to detect overflows when the sum of its two parameters fall into the [2^32, 2^64 - 1] range. Therefore, any AArch32 code relying on this macro to detect such integer overflows is actually not protected.

The buggy code has been present in ARM Trusted Firmware (TF) since Pull Request #678 was merged (on 18 August 2016). However, the upstream code was not vulnerable until Pull Request #939 was merged (on 22 May 2017), which introduced AArch32 support for the Trusted Board Boot (TBB) feature. Before then, the check\_uptr\_overflow() macro was not used in AArch32 code.

The vulnerability resides in the BL1 FWU SMC handling code and it may be exploited when *all* the following conditions apply:

- Platform code uses TF BL1 with the TRUSTED\_BOARD\_BOOT build option.
- Platform code uses the Firmware Update (FWU) code provided in bl1/bl1\_fwu.c, which is part of the TBB support.
- TF BL1 is compiled with the ARCH=aarch32 build option.

In this context, the AArch32 BL1 image might fail to detect potential integer overflows in the input validation checks while handling the FWU\_SMC\_IMAGE\_COPY and FWU\_SMC\_IMAGE\_AUTH SMCs.

The FWU\_SMC\_IMAGE\_COPY SMC handler is designed to copy an image into secure memory for subsequent authentication. This is implemented by the bl1\_fwu\_image\_copy() function, which has the following function prototype:

image\_src is an SMC argument and therefore potentially controllable by an attacker. A very large 32-bit value, for example 2^32 -1, may result in the sum of image\_src and block\_size overflowing a 32-bit type, which check\_uptr\_overflow() will fail to detect. Depending on its implementation, the platform-specific function bl1\_plat\_mem\_check() might get defeated by these unsanitized values and allow the following memory copy operation, that would wrap around. This may allow an attacker to copy unexpected data into secure memory if the memory is mapped in BL1's address space, or cause a fatal exception if it's not.

The FWU\_SMC\_IMAGE\_AUTH SMC handler is designed to authenticate an image resident in secure memory. This is implemented by the bl1\_fwu\_image\_auth() function, which has the following function prototype:

Similarly, if an attacker has control over the image\_src or image\_size arguments through the SMC interface and injects high values whose sum overflows, they might defeat the bl1\_plat\_mem\_check() function and make the authentication module read data outside of what's normally allowed by the platform code or crash the platform.

Note that in both cases, a separate vulnerability is required to leverage this vulnerability; for example a way to get the system to change its behaviour based on the unexpected secure memory accesses. Moreover, the normal world FWU code would need to be compromised in order to send a malformed FWU SMC that triggers an integer overflow.

The vulnerability is known to affect all ARM standard platforms when enabling the TRUSTED\_BOARD\_BOOT and ARCH=aarch32 build options. Other platforms may also be affected if they fulfil the above conditions.

# 8.5 Advisory TFV-5 (CVE-2017-15031)

Title	Not initializing or saving/restoring PMCR_EL0 can leak secure world timing information
CVE ID	CVE-2017-15031
Date	02 Oct 2017, updated on 04 Nov 2019
Versions	All, up to and including v2.1
Affected	
Configurations	All
Affected	
Impact	Leakage of sensitive secure world timing information
Fix Version	Pull Request #1127 (merged on 18 October 2017)
	Commit e290a8fcbc (merged on 23 August 2019)
	Commit c3e8b0be9b (merged on 27 September 2019)
Credit	Arm, Marek Bykowski

The PMCR\_EL0 (Performance Monitors Control Register) provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters. If the PMCR\_EL0.DP bit is set to zero, the cycle counter (when enabled) counts during secure world execution, even when prohibited by the debug signals.

Since TF-A does not save and restore PMCR\_EL0 when switching between the normal and secure worlds, normal world code can set PMCR\_EL0.DP to zero to cause leakage of secure world timing information. This register should be added to the list of saved/restored registers both when entering EL3 and also transitioning to S-EL1.

Furthermore, PMCR\_EL0.DP has an architecturally UNKNOWN reset value. Since Arm TF does not initialize this register, it's possible that on at least some implementations, PMCR\_EL0.DP is set to zero by default. This and other bits with an architecturally UNKNOWN reset value should be initialized to sensible default values in the secure context.

The same issue exists for the equivalent AArch32 register, PMCR, except that here PMCR\_EL0.DP architecturally resets to zero.

NOTE: The original pull request referenced above only fixed the issue for S-EL1 whereas the EL3 was fixed in the later commits.

# 8.6 Advisory TFV-6 (CVE-2017-5753, CVE-2017-5715, CVE-2017-5754)

Title	Trusted Firmware-A exposure to speculative processor vulnerabilities using cache
	timing side-channels
CVE ID	CVE-2017-5753 / CVE-2017-5715 / CVE-2017-5754
Date	03 Jan 2018 (Updated 11 Jan, 18 Jan, 26 Jan, 30 Jan and 07 June 2018)
Versions Affected	All, up to and including v1.4
Configurations Af-	All
fected	
Impact	Leakage of secure world data to normal world
Fix Version	Pull Request #1214, Pull Request #1228, Pull Request #1240 and Pull Request #1405
Credit	Google / Arm

This security advisory describes the current understanding of the Trusted Firmware-A exposure to the speculative processor vulnerabilities identified by Google Project Zero. To understand the background and wider impact of these vulnerabilities on Arm systems, please refer to the Arm Processor Security Update.

### 8.6.1 Variant 1 (CVE-2017-5753)

At the time of writing, no vulnerable patterns have been observed in upstream TF code, therefore no workarounds have been applied or are planned.

# 8.6.2 Variant 2 (CVE-2017-5715)

Where possible on vulnerable CPUs, Arm recommends invalidating the branch predictor as early as possible on entry into the secure world, before any branch instruction is executed. There are a number of implementation defined ways to achieve this.

For Cortex-A57 and Cortex-A72 CPUs, the Pull Requests (PRs) in this advisory invalidate the branch predictor when entering EL3 by disabling and re-enabling the MMU.

For Cortex-A73 and Cortex-A75 CPUs, the PRs in this advisory invalidate the branch predictor when entering EL3 by temporarily dropping into AArch32 Secure-EL1 and executing the BPIALL instruction. This workaround is significantly more complex than the "MMU disable/enable" workaround. The latter is not effective at invalidating the branch predictor on Cortex-A73/Cortex-A75.

Note that if other privileged software, for example a Rich OS kernel, implements its own branch predictor invalidation during context switch by issuing an SMC (to execute firmware branch predictor invalidation), then there is a dependency on the PRs in this advisory being deployed in order for those workarounds to work. If that other privileged software is able to workaround the vulnerability locally (for example by implementing "MMU disable/enable" itself), there is no such dependency.

Pull Request #1240 and Pull Request #1405 optimise the earlier fixes by implementing a specified CVE-2017-5715 workaround SMC (SMCCC\_ARCH\_WORKAROUND\_1) for use by normal world privileged software. This is more efficient than calling an arbitrary SMC (for example PSCI\_VERSION). Details of SMCCC\_ARCH\_WORKAROUND\_1 can be found in the CVE-2017-5715 mitigation specification. The specification and implementation also enable the normal world to discover the presence of this firmware service.

On Juno R1 we measured the round trip latency for both the PSCI\_VERSION and SMCCC\_ARCH\_WORKAROUND\_1 SMCs on Cortex-A57, using both the "MMU disable/enable" and "BPIALL at AArch32 Secure-EL1" workarounds described above. This includes the time spent in test code conforming to the SMC Calling Convention (SMCCC) from AArch64. For the SMCCC\_ARCH\_WORKAROUND\_1 cases, the test code uses SMCCC v1.1, which reduces the number of general purpose registers it needs to save/restore. Although the BPIALL instruction is not effective at invalidating the branch predictor on Cortex-A57, the drop into Secure-EL1 with MMU disabled that this workaround entails effectively does invalidate the branch predictor. Hence this is a reasonable comparison.

The results were as follows:

Test	Time (ns)
PSCI_VERSION baseline (without PRs in this advisory)	515
PSCI_VERSION baseline (with PRs in this advisory)	527
PSCI_VERSION with "MMU disable/enable"	930
SMCCC_ARCH_WORKAROUND_1 with "MMU disable/enable"	386
PSCI_VERSION with "BPIALL at AArch32 Secure-EL1"	1276
SMCCC_ARCH_WORKAROUND_1 with "BPIALL at AArch32 Secure-EL1"	770

Due to the high severity and wide applicability of this issue, the above workarounds are enabled by default (on vulnerable CPUs only), despite some performance and code size overhead. Platforms can choose to disable them at compile time if they do not require them. Pull Request #1240 disables the workarounds for unaffected upstream platforms.

For vulnerable AArch32-only CPUs (for example Cortex-A8, Cortex-A9 and Cortex-A17), the BPIALL instruction should be used as early as possible on entry into the secure world. For Cortex-A8, also set ACTLR[6] to 1 during early processor initialization. Note that the BPIALL instruction is not effective at invalidating the branch predictor on

Cortex-A15. For that CPU, set ACTLR[0] to 1 during early processor initialization, and invalidate the branch predictor by performing an ICIALLU instruction.

On AArch32 EL3 systems, the monitor and secure-SVC code is typically tightly integrated, for example as part of a Trusted OS. Therefore any Variant 2 workaround should be provided by vendors of that software and is outside the scope of TF. However, an example implementation in the minimal AArch32 Secure Payload, SP\_MIN is provided in Pull Request #1228.

Other Arm CPUs are not vulnerable to this or other variants. This includes Cortex-A76, Cortex-A53, Cortex-A55, Cortex-A32, Cortex-A7 and Cortex-A5.

For more information about non-Arm CPUs, please contact the CPU vendor.

# 8.6.3 Variant 3 (CVE-2017-5754)

This variant is only exploitable between Exception Levels within the same translation regime, for example between EL0 and EL1, therefore this variant cannot be used to access secure memory from the non-secure world, and is not applicable for TF. However, Secure Payloads (for example, Trusted OS) should provide mitigations on vulnerable CPUs to protect themselves from exploited Secure-EL0 applications.

The only Arm CPU vulnerable to this variant is Cortex-A75.

# 8.7 Advisory TFV-7 (CVE-2018-3639)

Title	Trusted Firmware-A exposure to cache speculation vulnerability Variant 4
CVE ID	CVE-2018-3639
Date	21 May 2018 (Updated 7 June 2018)
Versions Affected	All, up to and including v1.5
Configurations Affected	All
Impact	Leakage of secure world data to normal world
Fix Version	Pull Request #1392, Pull Request #1397
Credit	Google

This security advisory describes the current understanding of the Trusted Firmware-A (TF-A) exposure to Variant 4 of the cache speculation vulnerabilities identified by Google Project Zero. To understand the background and wider impact of these vulnerabilities on Arm systems, please refer to the Arm Processor Security Update.

At the time of writing, the TF-A project is not aware of a Variant 4 exploit that could be used against TF-A. It is likely to be very difficult to achieve an exploit against current standard configurations of TF-A, due to the limited interfaces into the secure world with attacker-controlled inputs. However, this is becoming increasingly difficult to guarantee with the introduction of complex new firmware interfaces, for example the Software Delegated Exception Interface (SDEI). Also, the TF-A project does not have visibility of all vendor-supplied interfaces. Therefore, the TF-A project takes a conservative approach by mitigating Variant 4 in hardware wherever possible during secure world execution. The mitigation is enabled by setting an implementation defined control bit to prevent the re-ordering of stores and loads.

For each affected CPU type, TF-A implements one of the two following mitigation approaches in Pull Request #1392 and Pull Request #1397. Both approaches have a system performance impact, which varies for each CPU type and usecase. The mitigation code is enabled by default, but can be disabled at compile time for platforms that are unaffected or where the risk is deemed low enough.

Arm CPUs not mentioned below are unaffected.

### 8.7.1 Static mitigation

For affected CPUs, this approach enables the mitigation during EL3 initialization, following every PE reset. No mechanism is provided to disable the mitigation at runtime.

This approach permanently mitigates the entire software stack and no additional mitigation code is required in other software components.

TF-A implements this approach for the following affected CPUs:

- Cortex-A57 and Cortex-A72, by setting bit 55 (Disable load pass store) of CPUACTLR\_EL1 (S3\_1\_C15\_C2\_0).
- Cortex-A73, by setting bit 3 of S3\_0\_C15\_C0\_0 (not documented in the Technical Reference Manual (TRM)).
- Cortex-A75, by setting bit 35 (reserved in TRM) of CPUACTLR\_EL1 (S3\_0\_C15\_C1\_0).

# 8.7.2 Dynamic mitigation

For affected CPUs, this approach also enables the mitigation during EL3 initialization, following every PE reset. In addition, this approach implements SMCCC\_ARCH\_WORKAROUND\_2 in the Arm architectural range to allow callers at lower exception levels to temporarily disable the mitigation in their execution context, where the risk is deemed low enough. This approach enables mitigation on entry to EL3, and restores the mitigation state of the lower exception level on exit from EL3. For more information on this approach, see Firmware interfaces for mitigating cache speculation vulnerabilities.

This approach may be complemented by additional mitigation code in other software components, for example code that calls SMCCC\_ARCH\_WORKAROUND\_2. However, even without any mitigation code in other software components, this approach will effectively permanently mitigate the entire software stack, since the default mitigation state for firmware-managed execution contexts is enabled.

Since the expectation in this approach is that more software executes with the mitigation disabled, this may result in better system performance than the static approach for some systems or use-cases. However, for other systems or use-cases, this performance saving may be outweighed by the additional overhead of SMCCC\_ARCH\_WORKAROUND\_2 calls and TF-A exception handling.

TF-A implements this approach for the following affected CPU:

• Cortex-A76, by setting and clearing bit 16 (reserved in TRM) of CPUACTLR2\_EL1 (S3\_0\_C15\_C1\_1).

# 8.8 Advisory TFV-8 (CVE-2018-19440)

Title	Not saving x0 to x3 registers can leak information from one Normal World SMC
	client to another
CVE ID	CVE-2018-19440
Date	27 Nov 2018
Versions Affected	All
Configurations	Multiple normal world SMC clients calling into AArch64 BL31
Affected	
Impact	Leakage of SMC return values from one normal world SMC client to another
Fix Version	Pull Request #1710
Credit	Secmation

When taking an exception to EL3, BL31 saves the CPU context. The aim is to restore it before returning into the lower exception level software that called into the firmware. However, for an SMC exception, the general purpose registers x0 to x3 are not part of the CPU context saved on the stack.

As per the SMC Calling Convention, up to 4 values may be returned to the caller in registers x0 to x3. In TF-A, these return values are written into the CPU context, typically using one of the SMC\_RETx() macros provided in the include/lib/aarch64/smccc\_helpers.h header file.

Before returning to the caller, the restore\_gp\_registers() function is called. It restores the values of all general purpose registers taken from the CPU context stored on the stack. This includes registers x0 to x3, as can be seen in the lib/el3\_runtime/aarch64/context.S file at line 339 (referring to the version of the code as of commit c385955):

```
/*
  * This function restores all general purpose registers except x30 from the
  * CPU context. x30 register must be explicitly restored by the caller.
  */
func restore_gp_registers
  ldp x0, x1, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X0]
  ldp x2, x3, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X2]
```

In the case of an SMC handler that does not use all 4 return values, the remaining ones are left unchanged in the CPU context. As a result, restore\_gp\_registers() restores the stale values saved by a previous SMC request (or asynchronous exception to EL3) that used these return values.

In the presence of multiple normal world SMC clients, this behaviour might leak some of the return values from one client to another. For example, if a victim client first sends an SMC that returns 4 values, a malicious client may then send a second SMC expecting no return values (for example, a SDEI\_EVENT\_COMPLETE SMC) to get the 4 return values of the victim client.

In general, the responsibility for mitigating threats due to the presence of multiple normal world SMC clients lies with EL2 software. When present, EL2 software must trap SMC calls from EL1 software to ensure secure behaviour.

For this reason, TF-A does not save x0 to x3 in the CPU context on an SMC synchronous exception. It has behaved this way since the first version.

We can confirm that at least upstream KVM-based systems mitigate this threat, and are therefore unaffected by this issue. Other EL2 software should be audited to assess the impact of this threat.

EL2 software might find mitigating this threat somewhat onerous, because for all SMCs it would need to be aware of which return registers contain valid data, so it can sanitise any unused return registers. On the other hand, mitigating this in EL3 is relatively easy and cheap. Therefore, TF-A will now ensure that no information is leaked through registers x0 to x3, by preserving the register state over the call.

Note that AArch32 TF-A is not affected by this issue. The SMC handling code in SP\_MIN already saves all general purpose registers - including r0 to r3, as can be seen in the include/lib/aarch32/smccc\_macros.S file at line 19 (referring to the version of the code as of commit c385955):

```
/*

* Macro to save the General purpose registers (r0 - r12), the banked

* spsr, lr, sp registers and the `scr` register to the SMC context on entry

* due a SMC call. The `lr` of the current mode (monitor) is expected to be

* already saved. The `sp` must point to the `smc_ctx_t` to save to.

* Additionally, also save the 'pmcr' register as this is updated whilst

* executing in the secure world.

*/

.macro smccc_save_gp_mode_regs

/* Save r0 - r12 in the SMC context */

stm sp, {r0-r12}
```

# **DESIGN DOCUMENTS**

# 9.1 TF-A CMake buildsystem

Author Balint Dobszay

Organization Arm Limited

Status Accepted

#### **Table of Contents**

- TF-A CMake buildsystem
  - Abstract
  - Introduction
  - Main features
    - \* Structured configuration description
    - \* Target description
    - \* Compiler abstraction
    - \* External tools
  - Workflow
  - Example

## 9.1.1 Abstract

This document presents a proposal for a new buildsystem for TF-A using CMake, and as part of this a reusable CMake framework for embedded projects. For a summary about the proposal, please see the Phabricator wiki page. As mentioned there, the proposal consists of two phases. The subject of this document is the first phase only.

## 9.1.2 Introduction


The current Makefile based buildsystem of TF-A has become complicated and hard to maintain, there is a need for a new, more flexible solution. The proposal is to use CMake language for the new buildsystem. The main reasons of this decision are the following:

- It is a well-established, mature tool, widely accepted by open-source projects.
- TF-M is already using CMake, reducing fragmentation for tf.org projects can be beneficial.
- CMake has various advantages over Make, e.g.:
  - Host and target system agnostic project.
  - CMake project is scalable, supports project modularization.
  - Supports software integration.
  - Out-of-the-box support for integration with several tools (e.g. project generation for various IDEs, integration with cppcheck, etc).

Of course there are drawbacks too:

- Language is problematic (e.g. variable scope).
- Not embedded approach.

To overcome these and other problems, we need to create workarounds for some tasks, wrap CMake functions, etc. Since this functionality can be useful in other embedded projects too, it is beneficial to collect the new code into a reusable framework and store this in a separate repository. The following diagram provides an overview of the framework structure:



#### 9.1.3 Main features

## Structured configuration description

In the current Makefile system the build configuration description, validation, processing, and the target creation, source file description are mixed and spread across several files. One of the goals of the framework is to organize this.

The framework provides a solution to describe the input build parameters, flags, macros, etc. in a structured way. It contains two utilities for this purpose:

- Map: simple key-value pair implementation.
- Group: collection of related maps.

The related parameters shall be packed into a group (or "setting group"). The setting groups shall be defined and filled with content in config files. Currently the config files are created and edited manually, but later a configuration management tool (e.g. Kconfig) shall be used to generate these files. Therefore, the framework does not contain parameter validation and conflict checking, these shall be handled by the configuration tool.

## **Target description**

The framework provides an API called STGT ('simple target') to describe the targets, i.e. what is the build output, what source files are used, what libraries are linked, etc. The API wraps the CMake target functions, and also extends the built-in functionality, it can use the setting groups described in the previous section. A group can be applied onto a target, i.e. a collection of macros, flags, etc. can be applied onto the given output executable/library. This provides a more granular way than the current Makefile system where most of these are global and applied onto each target.

### Compiler abstraction


Apart from the built-in CMake usage of the compiler, there are some common tasks that CMake does not solve (e.g. preprocessing a file). For these tasks the framework uses wrapper functions instead of direct calls to the compiler. This way it is not tied to one specific compiler.

#### **External tools**

In the TF-A buildsystem some external tools are used, e.g. fiptool for image generation or dtc for device tree compilation. These tools have to be found and/or built by the framework. For this, the CMake find\_package functionality is used, any other necessary tools can be added later.

#### 9.1.4 Workflow

The following diagram demonstrates the development workflow using the framework:



The process can be split into two main phases:

In the provisioning phase, first we have to obtain the necessary resources, i.e. clone the code repository and other dependencies. Next we have to do the configuration, preferably using a config tool like KConfig.

In the development phase first we run CMake, which will generate the buildsystem using the selected generator backend (currently only the Makefile generator is supported). After this we run the selected build tool which in turn calls the compiler, linker, packaging tool, etc. Finally we can run and debug the output executables.

Usually during development only the steps in this second phase have to be repeated, while the provisioning phase needs to be done only once (or rarely).

## 9.1.5 Example

This is a short example for the basic framework usage.

First, we create a setting group called *mem\_conf* and fill it with several parameters. It is worth noting the difference between *CONFIG* and *DEFINE* types: the former is only a CMake domain option, the latter is only a C language macro.

Next, we create a target called *fw1* and add the *mem\_conf* setting group to it. This means that all source and header files used by the target will have all the parameters declared in the setting group. Then we set the target type to executable, and add some source files. Since the target has the parameters from the settings group, we can use it for conditionally adding source files. E.g. *dram\_controller.c* will only be added if MEM\_TYPE equals dram.

Copyright (c) 2019-2020, Arm Limited and Contributors. All rights reserved.

Copyright (c) 2020, Arm Limited and Contributors. All rights reserved.

**CHAPTER** 

**TEN** 

## THREAT MODEL

Threat modeling is an important part of Secure Development Lifecycle (SDL) that helps us identify potential threats and mitigations affecting a system.

In the next sections, we first give a description of the target of evaluation using a data flow diagram. Then we provide a list of threats we have identified based on the data flow diagram and potential threat mitigations.

## 10.1 Generic threat model

## 10.1.1 Introduction

This document provides a generic threat model for TF-A firmware.

## 10.1.2 Target of Evaluation

In this threat model, the target of evaluation is the Trusted Firmware for A-class Processors (TF-A). This includes the boot ROM (BL1), the trusted boot firmware (BL2) and the runtime EL3 firmware (BL31) as shown on Figure 1. Everything else on Figure 1 is outside of the scope of the evaluation.

TF-A can be configured in various ways. In this threat model we consider only the most basic configuration. To that end we make the following assumptions:

- All TF-A images are run from either ROM or on-chip trusted SRAM. This means TF-A is not vulnerable to an attacker that can probe or tamper with off-chip memory.
- Trusted boot is enabled. This means an attacker can't boot arbitrary images that are not approved by platform providers.
- There is no Secure-EL2. We don't consider threats that may come with Secure-EL2 software.

#### **Data Flow Diagram**

Figure 1 shows a high-level data flow diagram for TF-A. The diagram shows a model of the different components of a TF-A-based system and their interactions with TF-A. A description of each diagram element is given on Table 1. On the diagram, the red broken lines indicate trust boundaries. Components outside of the broken lines are considered untrusted by TF-A.




Fig. 1: Figure 1: TF-A Data Flow Diagram

Table 1: Table 1: TF-A Data Flow Diagram Description

Diagram Element	Description		
DF1	At boot time, images are loaded from non-volatile memory and verified by TF-A boot firmware. These images include TF-A BL2 and BL31 images, as well as other secure and non-secure images.		
DF2	TF-A log system framework outputs debug messages over a UART interface.		
DF3	Debug and trace IP on a platform can allow access to registers and memory of TF-A.		
DF4	Secure world software (e.g. trusted OS) interact with TF-A through SMC call interface and/or shared memory.		
DF5	Non-secure world software (e.g. rich OS) interact with TF-A through SMC call interface and/or shared memory.		
<b>4₱</b> ፝፞፞ <sup>6</sup>	Chapter 10. Threat Model		
	This path represents the interaction between TF-A and various hardware IPs such as TrustZone controller and GIC. At boot time TF-A configures/initializes the IPs		

# 10.1.3 Threat Analysis

In this section we identify and provide assessment of potential threats to TF-A firmware. The threats are identified for each diagram element on the data flow diagram above.

For each threat, we identify the *asset* that is under threat, the *threat agent* and the *threat type*. Each threat is given a *risk rating* that represents the impact and likelihood of that threat. We also discuss potential mitigations.

#### **Assets**

We have identified the following assets for TF-A:

Table 2: Table 2: TF-A Assets

Asset	Description
Sensitive Data	
	These include sensitive data that an attacker must not be able to tamper with (e.g. the Root of Trust Public Key) or see (e.g. secure logs, debugging information such as crash reports).
Code Execution	
	This represents the requirement that the platform should run only TF-A code approved by the platform provider.
Availability	
	This represents the requirement that TF-A services should always be available for use.

## **Threat Agents**

To understand the attack surface, it is important to identify potential attackers, i.e. attack entry points. The following threat agents are in scope of this threat model.

Table 3: Table 3: Threat Agents

Threat Agent	Description
NSCode	
	Malicious or faulty code running in the Non-secure world, including NS-EL0 NS-EL1 and NS-EL2 levels
SecCode	
	Malicious or faulty code running in the secure world, including S-EL0 and S-EL1 levels
AppDebug	
	Physical attacker using debug signals to access TF-A resources
PhysicalAccess	
	Physical attacker having access to external device communication bus and to external flash communication bus using common hardware

**Note:** In this threat model an advanced physical attacker that has the capability to tamper with a hardware (e.g. "rewiring" a chip using a focused ion beam (FIB) workstation or decapsulate the chip using chemicals) is considered out-of-scope.

## **Threat Types**

In this threat model we categorize threats using the STRIDE threat analysis technique. In this technique a threat is categorized as one or more of these types: Spoofing, Tampering, Repudiation, Information disclosure, Denial of service or Elevation of privilege.

## **Threat Risk Ratings**

For each threat identified, a risk rating that ranges from *informational* to *critical* is given based on the likelihood of the threat occurring if a mitigation is not in place, and the impact of the threat (i.e. how severe the consequences could be). Table 4 explains each rating in terms of score, impact and likelihood.

Table 4: Table 4: Rating and score as applied to impact and likelihood

Rating (Score)	Impact	Likelihood
Critical (5)		
	Extreme impact to entire organization if exploited.	Threat is almost certain to be exploited.
		Knowledge of the threat and how to exploit it are in the public domain.
High (4)		
	Major impact to entire organization or single line of business if exploited	Threat is relatively easy to detect and exploit by an attacker with little skill.
Medium (3)		
	Noticeable impact to line of business if exploited.	A knowledgeable insider or expert attacker could exploit the threat without much difficulty.
Low (2)	Minor damage if exploited or could be used in conjunction with other vulnerabilities to perform a more serious attack	Exploiting the threat would require considerable expertise and resources
Informational (1)	Poor programming practice or poor design decision that may not represent an immediate risk on its own, but may have security implications if multiplied and/or combined with other threats.	Threat is not likely to be exploited on its own, but may be used to gain information for launching another attack

Aggregate risk scores are assigned to identified threats; specifically, the impact score multiplied by the likelihood score. For example, a threat with high likelihood and low impact would have an aggregate risk score of eight (8); that is, four (4) for high likelihood multiplied by two (2) for low impact. The aggregate risk score determines the finding's overall risk level, as shown in the following table.

Table 5: Table 5: Overall risk levels and corresponding aggregate scores

Overall Risk Level	Aggregate Risk Score (Impact multiplied by Likelihood)
Critical	20–25
High	12–19
Medium	6–11
Low	2–5
Informational	1

The likelihood and impact of a threat depends on the target environment in which TF-A is running. For example, attacks that require physical access are unlikely in server environments while they are more common in Internet of Things(IoT)

473

environments. In this threat model we consider three target environments:  $Internet\ of\ Things(IoT)$ ,  $Mobile\ and\ Server$ .

## **Threat Assessment**

The following threats were identified by applying STRIDE analysis on each diagram element of the data flow diagram.

ID	01			
Threat	An attacker can mangle firmware images to execute arbitrary code			
	_	•	It is possible for an attacker to	
		nemory and change its conte		
		lating mechanism to modify	the non-volatile images to	
	execute arbitrary code.			
Diagram Elements	DF1, DF4, DF5	DEL DEA DES		
Affected TF-A				
Components	BL2, BL31	BL2, BL31		
Assets	Code Execution	Code Everytion		
Threat Agent	Physical Access, NSCode, SecCode			
Threat Type	Tampering, Elevation of Privilege			
Application	Server	IoT	Mobile	
Impact	Critical (5)	Critical (5)	Critical (5)	
Likelihood	Critical (5)	Critical (5)	Critical (5)	
Total Risk Rating	Critical (25)	Critical (25)	Critical (25)	
Mitigations	` '	TF-A implements the Trusted Board Boot (TBB) feature which prevents malicious		
111 0194 010110	1	firmware from running on the platform by authenticating all firmware images. In		
		addition to this, the TF-A boot firmware performs extra checks on unauthenticated		
	data, such as FIP metadata, prior to use.			
	, r			

ID	02			
Threat	An attacker may attempt to boot outdated, potentially vulnerable firmware			
	image			
	1 -	• •	llback to an older version that	
	has unfixed vulnerabilities	•		
n'	DEL DEL DES			
Diagram Elements	DF1, DF4, DF5			
Affected TF-A	BL2, BL31			
Components				
Assets	Code Execution	Code Execution		
Threat Agent	PhysicalAccess, NSCode,	Physical Access, NSCode, SecCode		
Threat Type	Tampering			
Application	Server	IoT	Mobile	
Impact	Critical (5)	Critical (5)	Critical (5)	
Likelihood	Critical (5)	Critical (5)	Critical (5)	
Total Risk Rating	Critical (25)	Critical (25)	Critical (25)	
Mitigations	TF-A supports anti-rollbac	TF-A supports anti-rollback protection using non-volatile counters (NV counters) as		
	required by TBBR-Client specification. After a firmware image is validated, the			
	image revision number tak	image revision number taken from a certificate extension field is compared with the		
	corresponding NV counter stored in hardware to make sure the new counter value is			
	larger or equal to the current counter value. Platforms must implement this			
	protection using platform specific hardware NV counters.			
		•		

ID	03			
Threat	An attacker can use Time-of-Check-Time-of-Use (TOCTOU) attack to bypass image authentication during the boot process			
	Time-of-Check-Time-of-Use (TOCTOU) threats occur when the security check is produced before the time the resource is accessed. If an attacker is sitting in the middle of the off-chip images, they could change the binary containing executable code right after the integrity and authentication check has been performed.			
Diagram Elements	DF1	DF1		
Affected TF-A	BL1, BL2			
Components				
Assets	Code Execution, Sensitive Data			
Threat Agent	PhysicalAccess			
Threat Type	Elevation of Privilege	<b>)</b>		
Application	Server	IoT	Mobile	
Impact	N/A	Critical (5)	Critical (5)	
Likelihood	N/A	Medium (3)	Medium (3)	
Total Risk Rating	N/A	N/A High (15) High (15)		
Mitigations	TF-A boot firmware copies image to on-chip memory before authenticating an image.			

ID	04	04		
Threat	An attacker with physical access can execute arbitrary image by bypassing the signature verification stage using glitching techniques			
	Glitching (Fault injection) attacks attempt to put a hardware into a undefined state by manipulating an environmental variable such as power supply.			
	TF-A relies on a chain of trust that starts with the ROTPK, which is the key stored inside the chip and the root of all validation processes. If an attacker can break this chain of trust, they could execute arbitrary code on the device. This could be achieved with physical access to the device by attacking the normal execution flow of the process using glitching techniques that target points where the image is validated against the signature.			
Diagram Elements	DF1			
Affected TF-A	BL1, BL2			
Components				
Assets	Code Execution			
Threat Agent	PhysicalAccess			
Threat Type	Tampering, Elevation of Pr	ivilege		
Application	Server	IoT	Mobile	
Impact	N/A	Critical (5)	Critical (5)	
Likelihood	N/A	Medium (3)	Medium (3)	
Total Risk Rating	N/A	High (15)	High (15)	
Mitigations		The most effective mitigation is adding glitching detection and mitigation circuit at		
	I	er, software techniques, such	_	
		when performing conditional branches that are security sensitive, can be used to		
	harden TF-A against such attacks. At the moment TF-A doesn't implement such			
	mitigations.			

ID	05			
Threat	Information leak via UART logs such as crashes			
	During the development stages of software it is common to include crash reports with detailed information of the CPU state including current values of the registers, privilege level and stack dumps. This information is useful when debugging problems before releasing the production version, but it could be used by an attacker to develop a working exploit if left in the production version.			
Diagram Elements	DF2	DF2		
Affected TF-A	BL1, BL2, BL31	BL1, BL2, BL31		
Components				
Assets	Sensitive Data			
Threat Agent	AppDebug			
Threat Type	Information Disclosure			
Application	Server	IoT	Mobile	
Impact	N/A	Low (2)	Low (2)	
Likelihood	N/A	High (4)	High (4)	
Total Risk Rating	N/A	Medium (8)	Medium (8)	
Mitigations	In TF-A, crash reporting is	only enabled for debug buil	ds by default. Alternatively,	
	the log level can be tuned at build time (from verbose to no output at all),			
	independently of the build type.			

ID	06			
Threat	An attacker can read sensitive data and execute arbitrary code through the			
	external debug and trace	external debug and trace interface		
	Arm processors include hardware-assisted debug and trace features that can be controlled without the need for software operating on the platform. If left enabled without authentication, this feature can be used by an attacker to inspect and modify TF-A registers and memory allowing the attacker to read sensitive data and execute arbitrary code.			
	•			
Diagram Elements	DF3			
Affected TF-A	BL1, BL2, BL31	BL1, BL2, BL31		
Components				
Assets	Code Execution, Sensitive Data			
Threat Agent	AppDebug	AppDebug		
Threat Type	Tampering, Information Di	sclosure, Elevation of privile	ge	
Application	Server	IoT	Mobile	
Impact	N/A	High (4)	High (4)	
Likelihood	N/A	Critical (5)	Critical (5)	
Total Risk Rating	N/A	Critical (20)	Critical (20)	
Mitigations	Configuration of debug and trace capabilities is platform specific. Therefore,			
	platforms must disable the debug and trace capability for production releases or enable proper debug authentication as recommended by [DEN0034].			

ID	07			
Threat	An attacker can perform a denial-of-service attack by using a broken SMC call that causes the system to reboot or enter into unknown state.			
	Secure and non-secure clients access TF-A services through SMC calls. Malicious code can attempt to place the TF-A runtime into an inconsistent state by calling unimplemented SMC call or by passing invalid arguments.			
Diagram Elements	DF4, DF5	DF4, DF5		
Affected TF-A	BL31	BL31		
Components				
Assets	Availability			
Threat Agent	NSCode, SecCode	NSCode, SecCode		
Threat Type	Denial of Service			
Application	Server	IoT	Mobile	
Impact	Medium (3)	Medium (3)	Medium (3)	
Likelihood	High (4)	High (4) High (4)		
Total Risk Rating	High (12)	High (12) High (12) High (12)		
Mitigations	The generic TF-A cod	The generic TF-A code validates SMC function ids and arguments before using		
	them. Platforms that implement SiP services must also validate SMC call arguments.			

ID	08		
Threat	Memory corruption due to memory overflows and lack of boundary checking when accessing resources could allow an attacker to execute arbitrary code, modify some state variable to change the normal flow of the program, or leak sensitive information		
	corruption security errissue since it could all	rors can arise. Memory cor ow an attacker to execute a	multiple points where memory ruption is a dangerous security rbitrary code, modify some state n, or leak sensitive information.
	boundary checks, and	_	er overflow, incorrect array at. Improper use of asserts instead ese kinds of errors in release builds.
Diagram Elements	DF4, DF5		
Affected TF-A	BL1, BL2, BL31	BL1, BL2, BL31	
Components			
Assets	Code Execution, Sens	itive Data	
Threat Agent	NSCode, SecCode		
Threat Type	1 0	on Disclosure, Elevation of	
Application	Server	IoT	Mobile
Impact	Critical (5)	Critical (5)	Critical (5)
Likelihood	Medium (3	Medium (3)	Medium (3)
Total Risk Rating	High (15)	High (15)	High (15)
Mitigations	TF-A uses a combination of manual code reviews and automated program analysis and testing to detect and fix memory corruption bugs. All TF-A code including platform code go through manual code reviews. Additionally, static code analysis is performed using Coverity Scan on all TF-A code. The code is also tested with Trusted Firmware-A Tests on Juno and FVP platforms.		
	Data received from normal world, such as addresses and sizes identifying memory regions, are sanitized before being used. These security checks make sure that the normal world software does not access memory beyond its limit.		
	Other types of errors a release builds. See TF asserts in release build	are handled through conditi -A error handling policy. T	gramming errors in debug builds. on checks that remain enabled in FF-A provides an option to use I using proper runtime checks

ID	09		
Threat	Improperly handled SMC calls can leak register contents		
	When switching between world or register contents		ates, register contents of Secure ients can be leaked.
Diagram Elements	DF5		
Affected TF-A	BL31		
Components			
Assets	Sensitive Data	Sensitive Data	
Threat Agent	NSCode		
Threat Type	Information Disclosure	Information Disclosure	
Application	Server	IoT	Mobile
Impact	Medium (3)	Medium (3)	Medium (3)
Likelihood	High (4)	High (4)	High (4)
Total Risk Rating	High (12)	High (12)	High (12)
Mitigations			switching contexts. Build options s such as floating-point registers.

ID	10		
Threat	SMC calls can leak sensitive information from TF-A memory via microarchitectural side channels		
		An attacks such as Spectre An attacker might attempt to -A memory.	
Diagram Elements	DF4, DF5		
Affected TF-A	BL31	BL31	
Components			
Assets	Sensitive Data		
Threat Agent	SecCode, NSCode		
Threat Type	Information Disclosure		
Application	Server	IoT	Mobile
Impact	Medium (3)	Medium (3)	Medium (3)
Likelihood	Medium (3)	Medium (3)	Medium (3)
Total Risk Rating	Medium (9)	Medium (9)	Medium (9)
Mitigations	TF-A implements software	mitigations for Spectre type	attacks as recommended by
	Cache Speculation Side-cha	annels for the generic code. S	SiPs should implement
	similar mitigations for code	that is deemed to be vulnera	able to such attacks.

ID	11			
Threat	Misconfiguration of the Memory Management Unit (MMU) may allow a normal world software to access sensitive data or execute arbitrary code			
	_	access sensitive data or ever	n open door for software running in a execute code if the proper security	
Diagram Elements	DF5, DF6			
Affected TF-A	BL1, BL2, BL31			
Components				
Assets	Sensitive Data, Coo	Sensitive Data, Code execution		
Threat Agent	NSCode			
Threat Type	Information Disclo	sure, Elevation of Privilege		
Application	Server	IoT	Mobile	
Impact	Critical (5)	Critical (5)	Critical (5)	
Likelihood	High (4)	High (4)	High (4)	
Total Risk Rating	Critical (20)	Critical (20)	Critical (20)	
Mitigations	In TF-A, configuration of the MMU is done through a translation tables library. The library provides APIs to define memory regions and assign attributes including memory types and access permissions. Memory configurations are platform specific, therefore platforms need make sure the correct attributes are assigned to memory regions. When assigning access permissions, principle of least privilege ought to be enforced, i.e. we should not grant more privileges than strictly needed, e.g. code should be read-only executable, RO data should be read-only XN, and so on.			

ID	12		
Threat		f Performance Monitor Unit -channel attacks using infor	t (PMU) counters can allow rmation exposed by the
	level and in both Secure and	onfigure PMU registers to coud Non-secure states. This allow tware) to potentially carry ou	ows a Non-secure software
Diagram Elements	DF5, DF6		
Affected TF-A	BL31		
Components			
Assets	12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Sensitive Data	
Threat Agent	*** - * * *	NSCode	
Threat Type	Information Disclosure		
Impact	Medium (3)	Medium (3)	Medium (3)
Likelihood	Low (2)	Low (2)	Low (2)
Total Risk Rating	Medium (6)	Medium (6)	Medium (6)
Mitigations	_	rategies as described in Secur	-
	applicable. However, on so counting depends on extern counting is enabled if exter platform specific, therefore	ounting in the Secure world is me implementations (e.g. PM hal debug interface signals, i.e. nal debug is enabled. Configu platforms need to make sure roper debug authentication is	IUv3) Secure world event e. Secure world event uration of debug signals is that external debug is

Copyright (c) 2021, Arm Limited. All rights reserved.

## 10.2 SPMC threat model

## 10.2.1 Introduction

This document provides a threat model for the TF-A Secure Partition Manager (SPM) implementation or more generally the S-EL2 reference firmware running on systems implementing the FEAT\_SEL2 (formerly Armv8.4 Secure EL2) architecture extension. The SPM implementation is based on the Arm Firmware Framework for Armv8-A specification.

In brief, the broad FF-A specification and S-EL2 firmware implementation provide:

- Isolation of mutually mistrusting SW components, or endpoints in the FF-A terminology.
- Distinct sandboxes in the secure world called secure partitions. This permits isolation of services from multiple vendors.
- A standard protocol for communication and memory sharing between FF-A endpoints.
- Mutual isolation of the normal world and the secure world (e.g. a Trusted OS is prevented to map an arbitrary NS physical memory region such as the kernel or the Hypervisor).

## 10.2.2 Target of Evaluation

In this threat model, the target of evaluation is the S-EL2 firmware or the Secure Partition Manager Core component (SPMC). The monitor and SPMD at EL3 are covered by the Generic TF-A threat model.

The scope for this threat model is:

- The TF-A implementation for the S-EL2 SPMC based on the Hafnium hypervisor running in the secure world of TrustZone (at S-EL2 exception level). The threat model is not related to the normal world Hypervisor or VMs. The S-EL1 SPMC solution is not covered.
- The implementation complies with the FF-A v1.0 specification.
- Secure partitions are statically provisioned at boot time.
- Focus on the run-time part of the life-cycle (no specific emphasis on boot time, factory firmware provisioning, firmware udpate etc.)
- Not covering advanced or invasive physical attacks such as decapsulation, FIB etc.
- Assumes secure boot or in particular TF-A trusted boot (TBBR or dual CoT) is enabled. An attacker cannot boot arbitrary images that are not approved by the SiP or platform providers.

### **Data Flow Diagram**

Figure 1 shows a high-level data flow diagram for the SPM split into an SPMD component at EL3 and an SPMC component at S-EL2. The SPMD mostly acts as a relayer/pass-through between the normal world and the secure world. It is assumed to expose small attack surface.

A description of each diagram element is given in Table 1. In the diagram, the red broken lines indicate trust boundaries.

Components outside of the broken lines are considered untrusted.

Table 6: Table 1: SPMC Data Flow Diagram Description

Dia-	Description
gram	
Ele-	
ment	
DF1	SP to SPMC communication. FF-A function invocation or implementation-defined Hypervisor call.
DF2	SPMC to SPMD FF-A call.
DF3	SPMD to NS forwarding.
DF4	SP to SP FF-A direct message request/response. Note as a matter of simplifying the diagram the SP to SP
	communication happens through the SPMC (SP1 performs a direct message request to the SPMC targeting
	SP2 as destination. And similarly for the direct message response from SP2 to SP1).
DF5	HW control.
DF6	Bootloader image loading.
DF7	External memory access.




Fig. 2: Figure 1: SPMC Data Flow Diagram

## 10.2.3 Threat Analysis

This threat model follows a similar methodology to the Generic TF-A threat model. The following sections define:

- · Trust boundaries
- Assets
- · Theat agents
- · Threat types

#### **Trust boundaries**

- Normal world is untrusted.
- Secure world and normal world are separate trust boundaries.
- EL3 monitor, SPMD and SPMC are trusted.
- Bootloaders (in particular BL1/BL2 if using TF-A) and run-time BL31 are implicitely trusted by the usage of secure boot.
- EL3 monitor, SPMD, SPMC do not trust SPs.

#### **Assets**

The following assets are identified:

- · SPMC state.
- · SP state.
- Information exchange between endpoints (partition messages).
- SPMC secrets (e.g. pointer authentication key when enabled)
- SP secrets (e.g. application keys).
- · Scheduling cycles.
- · Shared memory.

## **Threat Agents**

The following threat agents are identified:

- NS-Endpoint identifies a non-secure endpoint: normal world client at NS-EL2 (Hypervisor) or NS-EL1 (VM or OS kernel).
- S-Endpoint identifies a secure endpoint typically a secure partition.
- Hardware attacks (non-invasive) requiring a physical access to the device, such as bus probing or DRAM stress.




Fig. 3: Figure 2: Trust boundaries

## Threat types

The following threat categories as exposed in the Generic TF-A threat model are re-used:

- Spoofing
- · Tampering
- · Repudiation
- · Information disclosure
- · Denial of service
- Elevation of privileges

Similarly this threat model re-uses the same threat risk ratings. The risk analysis is evaluated based on the environment being Server or Mobile.

#### **Threat Assessment**

The following threats are identified by applying STRIDE analysis on each diagram element of the data flow diagram.

ID	01		
Thre	reatAn endpoint impersonates the sender or receiver FF-A ID in a direct request/response invocation.		
Diag	r <b>a</b> tF1, DF2, DF3, DF4		
Elem	ents		
Affe	c <b>sed</b> MD, SPMC		
TF-A			
Comp	onents		
Asse	t <b>\$</b> P state		
Thre	a NS-Endpoint, S-Endpoint		
Agen	nt		
Thre	a <b>S</b> poofing		
Type			
Appl	i Sætrivenr	Mobile	
Impa	c€ritical(5)	Critical(5)	
Like	1 Christiscal (5)	Critical(5)	
Tota	1 Critical(25)	Critical(25)	
Risk			
Rati	ng		

Mitigations—A SPMC does not mitigate this threat. The guidance below is left for a system integrator to implemented as necessary. The SPMC must enforce checks in the direct message request/response interfaces such an endpoint cannot spoof the origin and destination worlds (e.g. a NWd originated message directed to the SWd cannot use a SWd ID as the sender ID). Additionally a software component residing in the SPMC can be added for the purpose of direct request/response filtering. It can be configured with the list of known IDs and about which interaction can occur between one and another endpoint (e.g. which NWd endpoint ID sends a direct request to which SWd endpoint ID). This component checks the sender/receiver fields for a legitimate communication between endpoints. A similar component can exist in the OS kernel driver, or Hypervisor although it remains untrusted by the SPMD/SPMC.

ID	02		
Threat	Tampering with memory shared between an endpoint and the SPMC. A malicious endpoint may		
	attempt tampering with its RX/TX	buffer contents while the SPMC is	processing it (TOCTOU).
Diagra	mDF1, DF3, DF4, DF7		
Elemen	ts		
Affect	e <b>\$</b> PMC		
TF-A			
Compon	ents		
Assets	Shared memory, Information excha	ange	
Threat	NS-Endpoint, S-Endpoint		
Agent			
Threat	Tampering		
Type			
Applic	a <b>Sixonv</b> er	Mobile	
Impact	High (4)	High (4)	
Likeli	հ <b>ժենց</b> ի (4)	High (4)	
Total	High (16)	High (16)	
Risk			
Rating			
Mitiga	Mitigationsontext of FF-A v1.0 this is the case of sharing the RX/TX buffer pair and usage in the PARTI-		
	TION_INFO_GET or mem sharing primitives. The SPMC must copy the contents of the TX buffer to		
	an internal temporary buffer before processing its contents. The SPMC must implement hardened input		
		ugh the TX buffer by an untrusted en	
	this threat by enforcing checks on	data transmitted through RX/TX but	ffers.

ID (	03		
Threat	reatAn endpoint may tamper with its own state or the state of another endpoint. A malicious endpoint may		
		ther SP state by using an unusual co	
f	function invocations. This can also	be an endpoint emitting FF-A functi	on invocations to another endpoint
		ceive it (e.g. a SP sends a direct requ	
t	the normal world is not booted yet)	the SPMC state itself by employi	ing unexpected transitions in FF-A
1	memory sharing, direct requests and	d responses, or handling of interrupts	. This can be led by random stimuli
i	njection or fuzzing.		
Diagra	<b>D</b> F1, DF2, DF3, DF4		
Element	ts		
Affect	S&MD, SPMC		
TF-A			
Compone	ents		
Assets	SP state, SPMC state		
Threatl	NS-Endpoint, S-Endpoint		
Agent			
Threat	Tampering		
Type			
Applica	Servar	Mobile	
Impactl	High (4)	High (4)	
Likelil	Montium (3)	Medium (3)	
Total I	High (12)	High (12)	
Risk			
Rating			
Mitiga	MitigaThorSPMC may be vulnerable to invalid state transitions for itself or while handling an SP state. The FF-A		
	v1.1 specification provides a guidance on those state transitions (run-time model). The TF-A SPMC will		
l	be hardened in future releases to fo	llow this guidance. Additionally Th	e TF-A SPMC mitigates the threat

ID	04		
Threat	An attacker may attempt injecting errors by the use of external DRAM stress techniques.* A malicious		
	agent may attempt toggling an S	P Stage-2 MMU descriptor bit wi	thin the page tables that the SPMC
	manages. This can happen in Ro	owhammer types of attack.	
Diagram	DF7		
Elements			
Affected	SPMC		
TF-A			
Components			
Assets	SP or SPMC state		
Threat	Hardware attack		
Agent			
Threat	Tampering		
Type			
Application	nServer	Mobile	
Impact	High (4)	High (4)	
Likelihood	Low (2)	Medium (3)	
Total	Medium (8)	High (12)	
Risk			
Rating			
MitigationsThe TF-A SPMC does not provide mitigations to this type of attack. It can be addressed by the use			
	of dedicated HW circuity or hardening at the chipset or platform level left to the integrator.		

by runs of the Arm FF-A ACS compliance test suite.

ID	05	
Threat	Protection of the SPMC from a	DMA capable device upstream to an SMMU. A device may attempt
	to tamper with the internal SPMO	C code/data sections.
Diagram	DF5	
Elements		
Affected	SPMC	
TF-A		
Componen	ts	
Assets	SPMC or SP state	
Threat	NS-Endpoint, S-Endpoint	
Agent		
Threat	Tampering, Elevation of privileges	
Type		
Applicat	iomerver	Mobile
Impact	High (4)	High (4)
Likeliho	odMedium (3)	Medium (3)
Total	High (12)	High (12)
Risk		
Rating		
Mitigati		boot time, statically alocated memory regions through the SMMU
	1 2	The FF-A v1.1 specification provisions this capability through static
	DMA isolation. The TF-A SPMO	C does not mitigate this threat. It will adopt the static DMA isolation
	approach in a future release.	

ID	06		
Threat	Replay fragments of past communication between endpoints. A malicious endpoint may replay a mes-		
	sage exchange that occured between	en two legitimate endpoint as a matter of triggering a malfunction or	
		ing endpoint. In particular the memory sharing operation with frag-	
	mented messages between an endp	oint and the SPMC may be replayed by a malicious agent as a matter of	
	getting access or gaining permission	ons to a memory region which does not belong to this agent.	
Diagra	mDF2, DF3		
Elemen	ts		
Affect	e <b>&amp;</b> PMC		
TF-A			
Compon	ents		
Assets	Information exchange		
Threat	NS-Endpoint, S-Endpoint		
Agent			
Threat	Repdudiation		
Type			
Applic	a <b>Sėon</b> er	Mobile	
Impact	Medium (3)	Medium (3)	
Likeli	h <b>bbg</b> h (4)	High (4)	
Total	High (12)	High (12)	
Risk			
Rating			
Mitiga	tTonesTF-A SPMC does not mitigate	e this threat.	

ID	07		
Threat	A malicious endpoint may attempt to extract data or state information by the use of invalid or		
	incorrect input arguments. Lack of input parameter validation or side effects of maliciously forged		
	input parameters might affect the SPMC.		
Diagram	am DF1, DF2, DF3, DF4		
Element	s		
Affecte	ectedSPMD, SPMC		
TF-A			
Compone	ents		
Assets	SP secrets, SPMC secrets, SP state, SPMC state		
Threat	NS-Endpoint, S-Endpoint		
Agent			
Threat	Information discolure		
Type			
Applica	at <b>Sen</b> ver	Mobile	
Impact		High (4)	
Likelih	nological distribution (3)	Medium (3)	
Total	High (12)	High (12)	
Risk			
Rating			
Mitigat	tigatisms re Partitions must follow security standards and best practises as a way to mitigate the risk of common		
	vulnerabilities to be exploited. The use of software (canaries) or hardware hardening techniques (XN,		
	WXN, BTI, pointer authentication, MTE) helps detecting and stopping an exploitation early. The TF-		
	A SPMC mitigates this threat by implementing stack protector, pointer authentication, BTI, XN, WXN,		
	security hardening techniques.		

ID	08		
Threat	A malicious endpoint may forge a direct message request such that it reveals the internal state of		
	another endpoint through the direct message response. The secure partition or SPMC replies to a		
	partition message by a direct message response with information which may reveal its internal state (.e.g.		
	partition message response outside of allowed bounds).		
Diagram	DF1, DF2, DF3, DF4		
Element	<b>5</b>		
Affecte	I SPMC		
TF-A			
Componer	Components		
Assets	SPMC or SP state		
Threat	NS-Endpoint, S-Endpoint		
Agent			
Threat	Information discolure		
Type			
Applica <sup>-</sup>	iSærver	Mobile	
Impact	Medium (3)	Medium (3)	
Likelih	oldow (2)	Low (2)	
Total	Medium (6)	Medium (6)	
Risk			
Rating			
Mitigat:	igations the specific case of direct requests targetting the SPMC, the latter is hardened to prevent its internal		
	state or the state of an SP to be revealed through a direct message response. Further FF-A v1.1 guidance		
	about run time models and partition states will be implemented in future TF-A SPMC releases.		

ID	09		
Threat	Probing the FF-A communication between endpoints. SPMC and SPs are typically loaded to exter-		
	nal memory (protected by a TrustZone memory controller). A malicious agent may use non invasive		
	methods to probe the external memory bus and extract the traffic between an SP and the SPMC or among		
	SPs when shared buffers are held in external memory.		
Diagram	DF7		
Elements			
Affected	SPMC		
TF-A			
Components			
Assets	SP/SPMC state, SP/SPMC secrets		
Threat	Hardware attack		
Agent			
Threat	Information disclosure		
Type			
Applicat	i <b>Se</b> rver	Mobile	
Impact	Medium (3)	Medium (3)	
Likeliho	oldow (2)	Medium (3)	
Total	Medium (6)	Medium (9)	
Risk			
Rating			
Mitigatiohs expected the platform or chipset provides guarantees in protecting the DRAM contents. The TF-A			
	SPMC does not mitigate this class of attack and this is left to the integrator.		

ID	10		
Thre	ThreatA malicious agent may attempt revealing the SPMC state or secrets by the use of software-based cache		
	side-channel attack techniques.		
Diag	ralinF7		
Elem	ents		
Affe	ctSeRMC		
TF-A			
Comp	ponents		
Asse	setsSP or SPMC state		
Thre	reatNS-Endpoint, S-Endpoint		
Agen	en <del>t</del>		
Thre	ThreatInformation disclosure		
Type	Гуре		
Appl	i CSaetrivoenr	Mobile	
Impa	ctMedium (3)	Medium (3)	
Like	lilhowod(2)	Low (2)	
Tota	Medium (6)	Medium (6)	
Risk			
Rati	ng		
Miti	Mitigatrioon an integration perspective it is assumed platforms consuming the SPMC component at S-EL2 (hence		
	implementing the Armv8.4 FEAT_SEL2 architecture extension) implement mitigations to Spectre, Melt-		
	down or other cache timing side-channel type of attacks. The TF-A SPMC implements one mitigation		

(barrier preventing speculation past exeception returns). The SPMC may be hardened further with SW mitigations (e.g. speculation barriers) for the cases not covered in HW. Usage of hardened compilers and appropriate options, code inspection are recommended ways to mitigate Spectre types of attacks. For non-hardened cores, the usage of techniques such a kernel page table isolation can help mitigating Meltdown

type of attacks.

ID	11		
Threat	A malicious endpoint may attempt flooding the SPMC with requests targetting a service within		
	an endpoint such that it denies another endpoint to access this service. Similarly, the malicious		
	endpoint may target a a service within an endpoint such that the latter is unable to request services from		
	another endpoint.		
Diagram	DF1, DF2, DF3, DF4		
Elements			
Affected	SPMC		
TF-A			
Componen	ts		
Assets	SPMC state		
Threat	NS-Endpoint, S-Endpoint		
Agent			
Threat	Denial of service		
Type			
Applicat	ioGrerver	Mobile	
Impact	Medium (3)	Medium (3)	
Likeliho	odMedium (3)	Medium (3)	
Total	Medium (9)	Medium (9)	
Risk			
Rating			
Mitigati		ate this threat. Bounding the time for operations to complete can be	
	achieved by the usage of a trusted watchdog. Other quality of service monitoring can be achieved in		
	the SPMC such as counting a number of operations in a limited timeframe.		

Copyright (c) 2021, Arm Limited. All rights reserved.

Copyright (c) 2021, Arm Limited and Contributors. All rights reserved.

## **CHANGE LOG & RELEASE NOTES**

This document contains a summary of the new features, changes, fixes and known issues in each release of Trusted Firmware-A.

## 11.1 Version 2.5

#### 11.1.1 New Features

## • Architecture support

- Added support for speculation barrier(FEAT\_SB) for non-Armv8.5 platforms starting from Armv8.0
- Added support for Activity Monitors Extension version 1.1(FEAT\_AMUv1p1)
- Added helper functions for Random number generator(FEAT\_RNG) registers
- Added support for Armv8.6 Multi-threaded PMU extensions (FEAT\_MTPMU)
- Added support for MTE Asymmetric Fault Handling extensions(FEAT\_MTE3)
- Added support for Privileged Access Never extensions(FEAT\_PANx)

## · Bootloader images

- Added PIE support for AArch32 builds
- Enable Trusted Random Number Generator service for BL32(sp min)

#### Build System

- Added build option for Arm Feature Modifiers

#### • Drivers

- Added support for interrupts in TZC-400 driver
- Broadcom
  - \* Added support for I2C, MDIO and USB drivers

### - Marvell

- \* Added support for secure read/write of dfc register-set
- \* Added support for thermal sensor driver
- \* Implement a3700\_core\_getc API in console driver
- \* Added rx training on 10G port

#### - Marvell Mochi

\* Added support for cn913x in PCIe mode

#### - Marvell Armada A8K

\* Added support for TRNG-IP-76 driver and accessing RNG register

#### - Mediatek MT8192

### \* Added support for following drivers

- · MPU configuration for SCP/PCIe
- · SPM suspend
- · Vcore DVFS
- · LPM
- · PTP3
- · UART save and restore
- · Power-off
- · PMIC
- · CPU hotplug and MCDI support
- · SPMC
- · MPU

#### - Mediatek MT8195

#### \* Added support for following drivers

- · GPIO, NCDI, SPMC drivers
- · Power-off
- · CPU hotplug, reboot and MCDI
- · Delay timer and sys timer
- · GIC

## - NXP

## \* Added support for

- · non-volatile storage API
- · chain of trust and trusted board boot using two modes: MBEDTLS and CSF
- · fip-handler necessary for DDR initialization
- · SMMU and console drivers
- · crypto hardware accelerator driver
- · following drivers: SD, EMMC, QSPI, FLEXSPI, GPIO, GIC, CSU, PMU, DDR
- · NXP Security Monitor and SFP driver
- · interconnect config APIs using ARM CCN-CCI driver
- · TZC APIs to configure DDR region
- · generic timer driver
- · Device configuration driver

#### - IMX

\* Added support for image loading and io-storage driver for TBBR fip booting

## - Renesas

- \* Added support for PFC and EMMC driver
- \* RZ Family:
  - · G2N, G2E and G2H SoCs

Added support for watchdog, QoS, PFC and DRAM initialization

- \* RZG Family:
  - · G2M

Added support for QoS and DRAM initialization

- Xilinx
- \* Added JTAG DCC support for Versal and ZynqMP SoC family.
- Libraries
  - C standard library
    - \* Added support to print % in snprintf() and printf() APIs
    - \* Added support for strtoull, strtoll, strtoll, strtol APIs from FreeBSD project
  - CPU support
    - \* Added support for
      - · Cortex\_A78C CPU
      - · Makalu ELP CPU
      - · Makalu CPU
      - · Matterhorn ELP CPU
      - · Neoverse-N2 CPU
  - CPU Errata
    - \* Arm Cortex-A76: Added workaround for erratum 1946160
    - \* Arm Cortex-A77: Added workaround for erratum 1946167
    - \* Arm Cortex-A78: Added workaround for erratum 1941498 and 1951500
    - \* Arm Neoverse-N1: Added workaround for erratum 1946160
  - Flattened device tree(libfdt)
    - \* Added support for wrapper function to read UUIDs in string format from dtb
- Platforms
  - Added support for MediaTek MT8195
  - Added support for Arm RD-N2 board
  - Allwinner
    - \* Added support for H616 SoC
  - Arm

11.1. Version 2.5 497

- \* Added support for GPT parser
- \* Protect GICR frames for fused/unused cores

#### - Arm Morello

\* Added VirtIO network device to Morello FVP fdts

#### - Arm RD-N2

- \* Added support for variant 1 of RD-N2 platform
- \* Enable AMU support

#### - Arm RD-V1

\* Enable AMU support

#### Arm SGI

\* Added support for platform variant build option

## - Arm TC0

- \* Added Matterhorn ELP CPU support
- \* Added support for opteed

#### - Arm Juno

- \* Added support to use hw\_config in BL31
- \* Use TRNG entropy source for SMCCC TRNG interface
- \* Condition Juno entropy source with CRC instructions

## - Marvell Mochi

\* Added support for detection of secure mode

#### - Marvell ARMADA

- \* Added support for new compile option A3720\_DB\_PM\_WAKEUP\_SRC
- \* Added support doing system reset via CM3 secure coprocessor
- \* Made several makefile enhancements required to build WTMI\_MULTI\_IMG and TIMDDRTOOL
- \* Added support for building DOIMAGETOOL tool
- \* Added new target mrvl\_bootimage

### - Mediatek MT8192

\* Added support for rtc power off sequence

#### - Mediatek MT8195

\* Added support for SiP service

#### STM32MP1

#### \* Added support for

- · Seeed ODYSSEY SoM and board
- · SDMMC2 and I2C2 pins in pinctrl
- · I2C2 peripheral in DTS

- · PIE for BL32
- · TZC-400 interrupt managament
- · Linux Automation MC-1 board

#### - Renesas RZG

- \* Added support for identifying EK874 RZ/G2E board
- \* Added support for identifying HopeRun HiHope RZ/G2H and RZ/G2H boards

### - Rockchip

\* Added support for stack protector

### - QEMU

- \* Added support for max CPU
- \* Added Cortex-A72 support to virt platform
- \* Enabled trigger reboot from secure pl061

## - QEMU SBSA

\* Added support for sbsa-ref Embedded Controller

#### - NXP

- \* Added support for warm reset to retain ddr content
- \* Added support for image loader necessary for loading fip image
- \* lx2160a SoC Family

## · Added support for

new platform lx2160a-aqds new platform lx2160a-rdb new platform lx2162a-aqds errata handling

## - IMX imx8mm

\* Added support for trusted board boot

#### - TI K3

- \* Added support for lite device board
- \* Enabled Cortex-A72 erratum 1319367
- \* Enabled Cortex-A53 erratum 1530924

### - Xilinx ZynqMP

- \* Added support for PS and system reset on WDT restart
- \* Added support for error management
- \* Enable support for log messages necessary for debug
- \* Added support for PM API SMC call for efuse and register access

#### Processes

- Introduced process for platform deprecation

11.1. Version 2.5 499

- Added documentation for TF-A threat model
- Provided a copy of the MIT license to comply with the license requirements of the arm-gic.h source file (originating from the Linux kernel project and re-distributed in TF-A).

#### Services

- Added support for TRNG firmware interface service
- Arm
- \* Added SiP service to configure Ethos-N NPU
- SPMC
- \* Added documentation for SPM(Hafnium) SMMUv3 driver
- SPMD
- \* Added support for
  - · FFA\_INTERRUPT forwading ABI
  - · FFA\_SECONDARY\_EP\_REGISTER ABI
  - · FF-A v1.0 boot time power management, SPMC secondary core boot and early run-time power management

#### • Tools

- FIPTool
- \* Added mechanism to allow platform specific image UUID
- git hooks
  - \* Added support for conventional commits through committint hook, commitizen hook and husky configuration files.
- NXP tool
  - \* Added support for a tool that creates pbl file from BL2
- Renesas RZ/G2
  - \* Added tool support for creating bootparam and cert\_header images
- CertCreate
  - \* Added support for platform-defined certificates, keys, and extensions using the platform's makefile
- shared tools
  - \* Added EFI\_GUID representation to uuid helper data structure

# 11.1.2 Changed

- Common components
  - Print newline after hex address in aarch64 el3\_panic function
  - Use proper #address-cells and #size-cells for reserved-memory in dtbs
- Drivers
  - Move SCMI driver from ST platform directory and make it common to all platforms
  - Arm GICv3
    - \* Shift eSPI register offset in GICD\_OFFSET\_64()
    - \* Use mpidr to probe GICR for current CPU
  - Arm TZC-400
    - \* Adjust filter tag if it set to FILTER\_BIT\_ALL
  - Cadence
- \* Enhance UART driver APIs to put characters to fifo
- Mediatek MT8192
  - \* Move timer driver to common folder
  - \* Enhanced sys\_cirq driver to add more IC services
- Renesas
- \* Move ddr and delay driver to common directory
- Renesas rcar
  - \* Treat log as device memory in console driver
- Renesas RZ Family:
  - \* G2N and G2H SoCs
    - · Select MMC CH1 for eMMC channel
- Marvell
- \* Added support for checking if TRNG unit is present
- Marvell A3K
  - \* Set TXDCLK\_2X\_SEL bit during PCIe initialization
  - \* Set mask parameter for every reg\_set call
- Marvell Mochi
  - \* Added missing stream IDs configurations
- MbedTLS
  - \* Migrated to Mbed TLS v2.26.0
- IMX imx8mp
  - \* Change the bl31 physical load address
- QEMU SBSA
  - \* Enable secure variable storage

11.1. Version 2.5 501

- SCMI
- \* Update power domain protocol version to 2.0
- STM32
- \* Remove dead code from nand FMC driver
- Libraries
  - C Standard Library
    - \* Use macros to reduce duplicated code between snprintf and printf
  - CPU support
    - \* Sanity check pointers before use in AArch32 builds
    - \* Arm Cortex-A78
      - · Remove rainier cpu workaround for errata 1542319
    - \* Arm Makalu ELP
      - · Added "\_arm" suffix to Makalu ELP CPU lib
- Miscellaneous
  - Editorconfig
    - \* set max line length to 100
- Platforms
  - Allwinner
    - \* Added reserved-memory node to DT
    - \* Express memmap more dynamically
    - \* Move SEPARATE\_NOBITS\_REGION to platforms
    - \* Limit FDT checks to reduce code size
    - \* Use CPUIDLE hardware when available
    - \* Allow conditional compilation of SCPI and native PSCI ops
    - \* Always use a 3MHz RSB bus clock
    - \* Enable workaround for Cortex-A53 erratum 1530924
    - \* Fixed non-default PRELOADED\_BL33\_BASE
    - \* Leave CPU power alone during BL31 setup
    - \* Added several psci hooks enhancements to improve system shutdown/reset sequence
    - \* Return the PMIC to I2C mode after use
    - \* Separate code to power off self and other CPUs
    - \* Split native and SCPI-based PSCI implementations
  - Allwinner H6
    - \* Added R\_PRCM security setup for H6 board
    - \* Added SPC security setup for H6 board
    - \* Use RSB for the PMIC connection on H6

#### - Arm

- \* Store UUID as a string, rather than ints
- \* Replace FIP base and size macro with a generic name
- \* Move compile time switch from source to dt file
- \* Don't provide NT\_FW\_CONFIG when booting hafnium
- \* Do not setup 'disabled' regulator
- \* Increase SP max size
- \* Remove false dependency of ARM\_LINUX\_KERNEL\_AS\_BL33 on RE-SET\_TO\_BL31 and allow it to be enabled independently

#### - Arm FVP

\* Do not map GIC region in BL1 and BL2

## - Arm Juno

\* Refactor juno\_getentropy() to return 64 bits on each call

#### - Arm Morello

- \* Remove "virtio-rng" from Morello FVP
- \* Enable virtIO P9 device for Morello fvp

#### - Arm RDV1

- \* Allow all PSCI callbacks on RD-V1
- \* Rename rddaniel to rdv1

# - Arm RDV1MC

- \* Rename rddanielxlr to rdv1mc
- \* Initialize TZC-400 controllers

### Arm TC0

- \* Updated GICR base address
- \* Use scmi\_dvfs clock index 1 for cores 4-7 through fdt
- \* Added reserved-memory node for OP-TEE fdts
- \* Enabled Theodul DSU in TC platform
- \* OP-TEE as S-EL1 SP with SPMC at S-EL2
- \* Update Matterhorm ELP DVFS clock index

## - Arm SGI

- \* Allow access to TZC controller on all chips
- \* Define memory regions for multi-chip platforms
- \* Allow access to nor2 flash and system registers from S-EL0
- \* Define default list of memory regions for DMC-620 TZC
- \* Improve macros defining oper buffer memory region
- \* Refactor DMC-620 error handling SMC function id

11.1. Version 2.5 503

- \* Refactor SDEI specific macros
- \* Added platform id value for RDN2 platform
- \* Refactored header file inclusions and inclusion of memory mapping

#### - Arm RDN2

- \* Allow usage of secure partitions on RDN2 platform
- \* Update GIC redistributor and TZC base address

#### Arm SGM775

\* Deprecate Arm sgm775 FVP platform

#### - Marvell

- \* Increase TX FIFO EMPTY timeout from 2ms to 3ms
- \* Update delay code to be compatible with 1200 MHz CPU

## - Marvell ARMADA

- \* Postpone MSS CPU startup to BL31 stage
- \* Allow builds without MSS support
- \* Use MSS SRAM in secure mode
- \* Added missing FORCE, .PHONY and clean targets
- \* Cleanup MSS SRAM if used for copy
- \* Move definition of mrvl\_flash target to common marvell\_common.mk file
- \* Show informative build messages and blank lines

# - Marvell ARMADA A3K

- \* Added a new target mrvl\_uart which builds UART image
- \* Added checks that WTP, MV\_DDR\_PATH and CRYPTOPP\_PATH are correctly defined
- \* Allow use of the system Crypto++ library
- \* Build \$(WTMI\_ENC\_IMG) in \$(BUILD\_PLAT) directory
- \* Build intermediate files in \$(BUILD\_PLAT) directory
- \* Build UART image files directly in \$(BUILD\_UART) subdirectory
- \* Correctly set DDR TOPOLOGY and CLOCKSPRESET for WTMI
- \* Do not use 'echo -e' in Makefile
- \* Improve 4GB DRAM usage from 3.375 GB to 3.75 GB
- \* Remove unused variable WTMI\_SYSINIT\_IMG from Makefile
- \* Simplify check if WTP variable is defined
- \* Split building \$(WTMI\_MULTI\_IMG) and \$(TIMDDRTOOL)

# - Marvell ARMADA A8K

\* Allow CP1/CP2 mapping at BLE stage

#### Mediatek MT8183

- \* Added timer V20 compensation
- Nvidia Tegra
  - \* Rename SMC API
- TI K3
- \* Make plat\_get\_syscnt\_freq2 helper check CNT\_FID0 register
- \* Fill non-message data fields in sec\_proxy with 0x0
- \* Update ti\_sci\_msg\_req\_reboot ABI to include domain
- \* Enable USE\_COHERENT\_MEM only for the generic board
- \* Explicitly map SEC\_SRAM\_BASE to 0x0
- \* Use BL31\_SIZE instead of computing
- \* Define the correct number of max table entries and increase SRAM size to account for additional table
- Raspberry Pi4
  - \* Switch to gicv2.mk and GICV2\_SOURCES
- Renesas
- \* Move headers and assembly files to common folder
- Renesas rzg
  - \* Added device tree memory node enhancements
- Rockchip
  - \* Switch to using common gicv3.mk
- STM32MP1
  - \* Set BL sizes regardless of flags
- QEMU
- \* Include gicv2.mk for compiling GICv2 source files
- \* Change DEVICE2 definition for MMU
- \* Added helper to calculate the position shift from MPIDR
- QEMU SBSA
  - \* Include libraries for Cortex-A72
  - \* Increase SHARED\_RAM\_SIZE
  - \* Addes support in spm\_mm for upto 512 cores
  - \* Added support for topology handling
- QTI
- \* Mandate SMC implementation
- Xilinx
- \* Rename the IPI CRC checksum macro
- \* Use fno-jump-tables flag in CPPFLAGS

11.1. Version 2.5 505

#### - Xilinx versal

- \* Added the IPI CRC checksum macro support
- \* Mark IPI calls secure/non-secure
- \* Enable sgi to communicate with linux using IPI
- \* Remove Cortex-A53 compilation

## - Xilinx ZynqMP

- \* Configure counter frequency during initialization
- \* Filter errors related to clock gate permissions
- \* Implement pinctrl request/release EEMI API
- \* Reimplement pinctrl get/set config parameter EEMI API calls
- \* Reimplement pinctrl set/get function EEMI API
- \* Update error codes to match Linux and PMU Firmware
- \* Update PM version and support PM version check
- \* Update return type in query functions
- \* Added missing ids for 43/46/47dr devices
- \* Checked for DLL status before doing reset
- \* Disable ITAPDLYENA bit for zero ITAP delay
- \* Include GICv2 makefile
- \* Remove the custom crash implementation

## • Services

## - SPMD

- \* Lock the g\_spmd\_pm structure
- \* Declare third cactus instance as UP SP
- \* Provide number of vCPUs and VM size for first SP
- \* Remove chosen node from SPMC manifests
- \* Move OP-TEE SP manifest DTS to FVP platform
- \* Update OP-TEE SP manifest with device-regions node
- \* Remove device-memory node from SPMC manifests

## - SPM\_MM

\* Use sp\_boot\_info to set SP context

## - SDEI

\* Updata the affinity of shared event

# Tools

## - FIPtool

st Do not print duplicate verbose lines about building fiptool

#### - CertCreate

- \* Updated tool for platform defined certs, keys & extensions
- \* Create only requested certificates
- \* Avoid duplicates in extension stack

## 11.1.3 Resolved Issues

- · Several fixes for typos and mis-spellings in documentation
- · Build system
  - Fixed \${FIP\_NAME} to be rebuilt only when needed in Makefile
  - Do not mark file targets as .PHONY target in Makefile
- Drivers
- Authorization
  - \* Avoid NV counter upgrade without certificate validation
- Arm GICv3
  - \* Fixed logical issue for num\_eints
  - \* Limit SPI ID to avoid misjudgement in GICD\_OFFSET()
  - \* Fixed potential GICD context override with ESPI enabled
- Marvell A3700
  - \* Fixed configuring polarity invert bits
- Arm TZC-400
  - \* Correct FAIL\_CONTROL Privileged bit
  - \* Fixed logical error in FILTER\_BIT definitions
- Renesas rcar
  - \* Fixed several coding style violations reported by checkpatch
- Libraries
  - Arch helpers
    - \* Fixed assertions in processing dynamic relocations for AArch64 builds
  - C standard library
    - \* Fixed MISRA issues in memset() ABI
  - RAS
- \* Fixed bug of binary search in RAS interrupt handler
- Platforms
  - Arm
- \* Fixed missing copyrights in arm-gic.h file
- \* Fixed the order of header files in several dts files
- \* Fixed error message printing in board makefile
- \* Fixed bug of overriding the last node in image load helper API

11.1. Version 2.5 507

- \* Fixed stdout-path in fdts files of TC0 and N1SDP platforms
- \* Turn ON/OFF redistributor in sync with GIC CPU interface ON/OFF for css platforms
- Arm FVP
  - \* Fixed Generic Timer interrupt types in platform dts files
- Arm Juno
  - \* Fixed parallel build issue for romlib config
- Arm SGI
  - \* Fixed bug in SDEI receive event of RAS handler
- Intel Agilex
  - \* Fixed PLAT\_MAX\_PWR\_LVL value
- Marvell
- \* Fixed SPD handling in dram port
- Marvell ARMADA
  - \* Fixed TRNG return SMC handling
  - \* Fixed the logic used for LD selector mask
  - \* Fixed MSS firmware loader for A8K family
- ST
- \* Fixed few violations reported by coverity static checks
- STM32MP1
  - \* Fixed SELFREF\_TO\_X32 mask in ddr driver
  - \* Do not keep mmc\_device\_info in stack
  - \* Correct plat\_crash\_console\_flush()
- QEMU SBSA
  - \* Fixed memory type of secure NOR flash
- QTI
- $* \ \ Fixed \ NUM\_APID \ and \ REG\_APID\_MAP() \ argument \ in \ SPMI \ driver$
- Intel
- \* Do not keep mmc\_device\_info in stack
- Hisilicon
- \* Do not keep mmc\_device\_info in stack
- Services
  - EL3 runtime
    - \* Fixed the EL2 context save/restore routine by removing EL2 generic timer system registers
    - \* Added fix for exception handler in BL31 by synchronizing pending EA using DSB barrier
  - SPMD
- \* Fixed error codes to use int32\_t type

- TSPD
- \* Added bug fix in tspd interrupt handling when TSP\_NS\_INTR\_ASYNC\_PREEMPT is enabled
- TRNG
- \* Fixed compilation errors with -O0 compile option
- DebugFS
  - \* Checked channel index before calling clone function
- PSCI
- \* Fixed limit of 256 CPUs caused by cast to unsigned char
- TSP
- \* Fixed compilation erros when built with GCC 11.0.0 toolchain
- Tools
- FIPtool
- \* Do not call make clean for all target
- CertCreate
  - \* Fixed bug to avoid cleaning when building the binary
  - \* Used preallocated parts of the HASH struct to avoid leaking HASH struct fields
  - \* Free arguments copied with strdup
  - \* Free keys after use
  - \* Free X509\_EXTENSION structures on stack to avoid leaking them
  - \* Optimized the code to avoid unnecessary attempts to create non-requested certificates

# 11.2 Version 2.4

# 11.2.1 New Features

- Architecture support
  - Armv8.6-A
    - \* Added support for Armv8.6 Enhanced Counter Virtualization (ECV)
    - \* Added support for Armv8.6 Fine Grained Traps (FGT)
    - \* Added support for Armv8.6 WFE trap delays
- · Bootloader images
  - Added support for Measured Boot
- Build System
  - Added build option COT\_DESC\_IN\_DTB to create Chain of Trust at runtime
  - Added build option OPENSSL\_DIR to direct tools to OpenSSL libraries

11.2. Version 2.4 509

- Added build option RAS\_TRAP\_LOWER\_EL\_ERR\_ACCESS to enable trapping RAS register accesses from EL1/EL2 to EL3
- Extended build option BRANCH\_PROTECTION to support branch target identification

## • Common components

- Added support for exporting CPU nodes to the device tree
- Added support for single and dual-root Chains of Trust in secure partitions

#### Drivers

- Added Broadcom RNG driver
- Added Marvell mg\_conf\_cm3 driver
- Added System Control and Management Interface (SCMI) driver
- Added STMicroelectronics ETZPC driver
- Arm GICv3
  - \* Added support for detecting topology at runtime
- Dual Root
  - \* Added support for platform certificates
- Marvell Cache LLC
  - \* Added support for mapping the entire LLC into SRAM
- Marvell CCU
  - \* Added workaround for erratum 3033912
- Marvell CP110 COMPHY
  - \* Added support for SATA COMPHY polarity inversion
  - \* Added support for USB COMPHY polarity inversion
  - \* Added workaround for erratum IPCE\_COMPHY-1353

## - STM32MP1 Clocks

- \* Added RTC as a gateable clock
- \* Added support for shifted clock selector bit masks
- \* Added support for using additional clocks as parents

#### Libraries

- C standard library
  - \* Added support for hexadecimal and pointer format specifiers in snprint()
  - \* Added assembly alternatives for various library functions
- CPU support
  - \* Arm Cortex-A53
    - · Added workaround for erratum 1530924
  - \* Arm Cortex-A55
    - · Added workaround for erratum 1530923

#### \* Arm Cortex-A57

· Added workaround for erratum 1319537

#### \* Arm Cortex-A76

- · Added workaround for erratum 1165522
- · Added workaround for erratum 1791580
- · Added workaround for erratum 1868343

#### \* Arm Cortex-A72

· Added workaround for erratum 1319367

#### \* Arm Cortex-A77

- · Added workaround for erratum 1508412
- · Added workaround for erratum 1800714
- · Added workaround for erratum 1925769

#### \* Arm Neoverse-N1

· Added workaround for erratum 1868343

#### - EL3 Runtime

\* Added support for saving/restoring registers related to nested virtualization in EL2 context switches if the architecture supports it

#### - FCONF

- \* Added support for Measured Boot
- \* Added support for populating Chain of Trust properties
- \* Added support for loading the fw\_config image

#### - Measured Boot

\* Added support for event logging

# Platforms

- Added support for Arm Morello
- Added support for Arm TC0
- Added support for iEi PUZZLE-M801
- Added support for Marvell OCTEON TX2 T9130
- Added support for MediaTek MT8192
- Added support for NXP i.MX 8M Nano
- Added support for NXP i.MX 8M Plus
- Added support for QTI CHIP SC7180
- Added support for STM32MP151F
- Added support for STM32MP153F
- Added support for STM32MP157F
- Added support for STM32MP151D

11.2. Version 2.4 511

- Added support for STM32MP153D
- Added support for STM32MP157D
- Arm
- \* Added support for platform-owned SPs
- \* Added support for resetting to BL31

#### - Arm FPGA

- \* Added support for Klein
- \* Added support for Matterhorn
- \* Added support for additional CPU clusters

#### - Arm FVP

- \* Added support for performing SDEI platform setup at runtime
- \* Added support for SMCCC's SMCCC\_ARCH\_SOC\_ID command
- \* Added an id field under the NV-counter node in the device tree to differentiate between trusted and non-trusted NV-counters
- \* Added support for extracting the clock frequency from the timer node in the device tree

## - Arm Juno

\* Added support for SMCCC's SMCCC\_ARCH\_SOC\_ID command

#### - Arm N1SDP

\* Added support for cross-chip PCI-e

# Marvell

\* Added support for AVS reduction

#### Marvell ARMADA

\* Added support for twin-die combined memory device

# - Marvell ARMADA A8K

\* Added support for DDR with 32-bit bus width (both ECC and non-ECC)

#### - Marvell AP806

\* Added workaround for erratum FE-4265711

## - Marvell AP807

\* Added workaround for erratum 3033912

# - Nvidia Tegra

- \* Added debug printouts indicating SC7 entry sequence completion
- \* Added support for SDEI
- \* Added support for stack protection
- \* Added support for GICv3
- \* Added support for SMCCC's SMCCC\_ARCH\_SOC\_ID command

## - Nvidia Tegra194

- \* Added support for RAS exception handling
- \* Added support for SPM

#### - NXP i.MX

\* Added support for SDEI

## - QEMU SBSA

\* Added support for the Secure Partition Manager

## - QTI

- \* Added RNG driver
- \* Added SPMI PMIC arbitrator driver
- \* Added support for SMCCC's SMCCC\_ARCH\_SOC\_ID command

## - STM32MP1

- \* Added support for exposing peripheral interfaces to the non-secure world at runtime
- \* Added support for SCMI clock and reset services
- \* Added support for STM32MP15x CPU revision Z
- \* Added support for SMCCC services in SP\_MIN

## Services

# - Secure Payload Dispatcher

\* Added a provision to allow clients to retrieve the service UUID

# - SPMC

\* Added secondary core endpoint information to the SPMC context structure

## - SPMD

- \* Added support for booting OP-TEE as a guest S-EL1 Secure Partition on top of Hafnium in S-EL2
- \* Added a provision for handling SPMC messages to register secondary core entry points
- \* Added support for power management operations

#### Tools

### - CertCreate

\* Added support for secure partitions

## - CertTool

\* Added support for the fw\_config image

## - FIPTool

 $* \ \ Added \ support \ for \ the \ \ {\tt fw\_config} \ image$ 

11.2. Version 2.4 513

# 11.2.2 Changed

- · Architecture support
- · Bootloader images
- · Build System
  - The top-level Makefile now supports building FipTool on Windows
  - The default value of KEY\_SIZE has been changed to to 2048 when RSA is in use
  - The previously-deprecated macro \_\_ASSEMBLY\_\_ has now been removed

## • Common components

- Certain functions that flush the console will no longer return error information

#### Drivers

#### - Arm GIC

- \* Usage of drivers/arm/gic/common/gic\_common.c has now been deprecated in favour of drivers/arm/gic/vX/gicvX.mk
- \* Added support for detecting the presence of a GIC600-AE
- \* Added support for detecting the presence of a GIC-Clayton

### - Marvell MCI

\* Now performs link tuning for all MCI interfaces to improve performance

#### - Marvell MoChi

- \* PIDI masters are no longer forced into a non-secure access level when LLC\_SRAM is enabled
- \* The SD/MMC controllers are now accessible from guest virtual machines

#### - Mbed TLS

\* Migrated to Mbed TLS v2.24.0

### - STM32 FMC2 NAND

\* Adjusted FMC node bindings to include an EBI controller node

# STM32 Reset

\* Added an optional timeout argument to assertion functions

#### - STM32MP1 Clocks

\* Enabled several additional system clocks during initialization

# • Libraries

# - C Standard Library

- $\ast$  Improved memset performance by avoiding single-byte writes
- \* Added optimized assembly variants of memset

### - CPU support

- \* Renamed Cortex-Hercules to Cortex-A78
- \* Renamed Cortex-Hercules AE to Cortex-A78 AE

\* Renamed Neoverse Zeus to Neoverse V1

# - Coreboot

\* Updated 'coreboot\_get\_memory\_type' API to take an extra argument as a 'memory size' that used to return a valid memory type.

#### - libfdt

\* Updated to latest upstream version

#### Platforms

#### - Allwinner

\* Disabled non-secure access to PRCM power control registers

#### - Arm

- \* BL32\_BASE is now platform-dependent when SPD\_spmd is enabled
- \* Added support for loading the Chain of Trust from the device tree
- \* The firmware update check is now executed only once
- \* NV-counter base addresses are now loaded from the device tree when COT\_DESC\_IN\_DTB is enabled
- \* Now loads and populates fw\_config and tb\_fw\_config
- \* FCONF population now occurs after caches have been enabled in order to reduce boot times

### - Arm Corstone-700

\* Platform support has been split into both an FVP and an FPGA variant

## - Arm FPGA

- \* DTB and BL33 load addresses have been given sensible default values
- \* Now reads generic timer counter frequency, GICD and GICR base addresses, and UART address from DT
- \* Now treats the primary PL011 UART as an SBSA Generic UART

# - Arm FVP

- \* Secure interrupt descriptions, UART parameters, clock frequencies and GICv3 parameters are now queried through FCONF
- \* UART parameters are now queried through the device tree
- \* Added an owner field to Cactus secure partitions
- \* Increased the maximum size of BL2 when the Chain of Trust is loaded from the device tree
- \* Reduces the maximum size of BL31
- \* The FVP\_USE\_SP804\_TIMER and FVP\_VE\_USE\_SP804\_TIMER build options have been removed in favour of a common USE\_SP804\_TIMER option
- \* Added a third Cactus partition to manifests
- \* Device tree nodes now store UUIDs in big-endian

#### - Arm Juno

11.2. Version 2.4 515

- \* Increased the maximum size of BL2 when optimizations have not been applied
- \* Reduced the maximum size of BL31 and BL32

#### - Marvell AP807

\* Enabled snoop filters

#### Marvell ARMADA A3K

\* UART recovery images are now suffixed with .bin

## - Marvell ARMADA A8K

\* Option BL31\_CACHE\_DISABLE is now disabled (0) by default

# - Nvidia Tegra

- \* Added VPR resize supported check when processing video memory resize requests
- \* Added SMMU verification to prevent potential issues caused by undetected corruption of the SMMU configuration during boot
- \* The GIC CPU interface is now properly disabled after CPU off
- \* The GICv2 sources list and the BL31\_SIZE definition have been made platform-specific
- \* The SPE driver will no longer flush the console when writing individual characters

# - Nvidia Tegra194

- \* TZDRAM setup has been moved to platform-specific early boot handlers
- \* Increased verbosity of debug prints for RAS SErrors
- \* Support for powering down CPUs during CPU suspend has been removed
- \* Now verifies firewall settings before using resources

#### - TI K3

\* The UART number has been made configurable through K3\_USART

## Rockchip RK3368

\* The maximum number of memory map regions has been increased to 20

## - Socionext Uniphier

\* The maximum size of BL33 has been increased to support larger bootloaders

### - STM32

\* Removed platform-specific DT functions in favour of using existing generic alternatives

## STM32MP1

- \* Increased verbosity of exception reports in debug builds
- \* Device trees have been updated to align with the Linux kernel
- \* Now uses the ETZPC driver to configure secure-aware interfaces for assignment to the non-secure world
- \* Finished good variants have been added to the board identifier enumerations
- \* Non-secure access to clocks and reset domains now depends on their state of registration
- \* NEON is now disabled in SP\_MIN
- \* The last page of SYSRAM is now used as SCMI shared memory

\* Checks to verify platform compatibility have been added to verify that an image is compatible with the chip ID of the running platform

#### - QEMU SBSA

\* Removed support for Arm's Cortex-A53

## • Services

- Renamed SPCI to FF-A
- SPMD
- \* No longer forwards requests to the non-secure world when retrieving partition information
- \* SPMC manifest size is now retrieved directly from SPMD instead of the device tree
- \* The FF-A version handler now returns SPMD's version when the origin of the call is secure, and SPMC's version when the origin of the call is non-secure

## - SPMC

- \* Updated the manifest to declare CPU nodes in descending order as per the SPM (Hafnium) multicore requirement
- \* Updated the device tree to mark 2GB as device memory for the first partition excluding trusted DRAM region (which is reserved for SPMC)
- \* Increased the number of EC contexts to the maximum number of PEs as per the FF-A specification

#### Tools

- FIPTool
- \* Now returns 0 on help and help <command>
- Marvell DoImage
  - \* Updated Mbed TLS support to v2.8
- SPTool
- \* Now appends CertTool arguments

## 11.2.3 Resolved Issues

- · Bootloader images
  - Fixed compilation errors for dual-root Chains of Trust caused by symbol collision
  - BL31
- \* Fixed compilation errors on platforms with fewer than 4 cores caused by initialization code exceeding the end of the stacks
- \* Fixed compilation errors when building a position-independent image

## · Build System

- Fixed invalid empty version strings
- Fixed compilation errors on Windows caused by a non-portable architecture revision comparison

## • Drivers

11.2. Version 2.4 517

#### - Arm GIC

\* Fixed spurious interrupts caused by a missing barrier

# - STM32 Flexible Memory Controller 2 (FMC2) NAND driver

\* Fixed runtime instability caused by incorrect error detection logic

#### - STM32MP1 Clock driver

- \* Fixed incorrectly-formatted log messages
- \* Fixed runtime instability caused by improper clock gating procedures

## - STMicroelectronics Raw NAND driver

Fixed runtime instability caused by incorrect unit conversion when waiting for NAND readiness

#### Libraries

#### - AMU

\* Fixed timeout errors caused by excess error logging

#### EL3 Runtime

\* Fixed runtime instability caused by improper register save/restore routine in EL2

#### - FCONF

\* Fixed failure to initialize GICv3 caused by overly-strict device tree requirements

#### Measured Boot

\* Fixed driver errors caused by a missing default value for the HASH\_ALG build option

## - SPE

\* Fixed feature detection check that prevented CPUs supporting SVE from detecting support for SPE in the non-secure world

### - Translation Tables

\* Fixed various MISRA-C 2012 static analysis violations

## Platforms

#### - Allwinner A64

\* Fixed USB issues on certain battery-powered device caused by improperly activated USB power rail

### - Arm

- \* Fixed compilation errors caused by increase in BL2 size
- \* Fixed compilation errors caused by missing Makefile dependencies to generated files when building the FIP
- \* Fixed MISRA-C 2012 static analysis violations caused by unused structures in include directives intended to be feature-gated

# - Arm FPGA

\* Fixed initialization issues caused by incorrect MPIDR topology mapping logic

## - Arm RD-N1-edge

st Fixed compilation errors caused by mismatched parentheses in Makefile

### - Arm SGI

\* Fixed crashes due to the flash memory used for cold reboot attack protection not being mapped

## - Intel Agilex

\* Fixed initialization issues caused by several compounding bugs

#### - Marvell

\* Fixed compilation warnings caused by multiple Makefile inclusions

## - Marvell ARMADA A3K

\* Fixed boot issue in debug builds caused by checks on the BL33 load address that are not appropriate for this platform

## - Nvidia Tegra

- \* Fixed incorrect delay timer reads
- \* Fixed spurious interrupts in the non-secure world during cold boot caused by the arbitration bit in the memory controller not being cleared
- \* Fixed faulty video memory resize sequence

#### - Nvidia Tegra194

\* Fixed incorrect alignment of TZDRAM base address

#### - NXP iMX8M

\* Fixed CPU hot-plug issues caused by race condition

## - STM32MP1

\* Fixed compilation errors in highly-parallel builds caused by incorrect Makefile dependencies

#### - STM32MP157C-ED1

\* Fixed initialization issues caused by missing device tree hash node

### - Raspberry Pi 3

\* Fixed compilation errors caused by incorrect dependency ordering in Makefile

## - Rockchip

\* Fixed initialization issues caused by non-critical errors when parsing FDT being treated as critical

## - Rockchip RK3368

\* Fixed runtime instability caused by incorrect CPUID shift value

### - OEMU

\* Fixed compilation errors caused by incorrect dependency ordering in Makefile

# - QEMU SBSA

\* Fixed initialization issues caused by FDT exceeding reserved memory size

# - QTI

\* Fixed compilation errors caused by inclusion of a non-existent file

#### Services

11.2. Version 2.4 519

## - FF-A (previously SPCI)

\* Fixed SPMD aborts caused by incorrect behaviour when the manifest is page-aligned

### Tools

- Fixed compilation issues when compiling tools from within their respective directories

#### - FIPTool

\* Fixed command line parsing issues on Windows when using arguments whose names also happen to be a subset of another's

## - Marvell DoImage

\* Fixed PKCS signature verification errors at boot on some platforms caused by generation of misaligned images

# 11.2.4 Known Issues

#### Platforms

# - NVIDIA Tegra

\* Signed comparison compiler warnings occurring in libfdt are currently being worked around by disabling the warning for the platform until the underlying issue is resolved in libfdt

# 11.3 Version 2.3

## 11.3.1 New Features

## • Arm Architecture

- Add support for Army8.4-SecEL2 extension through the SPCI defined SPMD/SPMC components.
- Build option to support EL2 context save and restore in the secure world (CTX\_INCLUDE\_EL2\_REGS).
- Add support for SMCCC v1.2 (introducing the new SMCCC\_ARCH\_SOC\_ID SMC). Note that the support is compliant, but the SVE registers save/restore will be done as part of future S-EL2/SPM development.

# • BL-specific

- Enhanced BL2 bootloader flow to load secure partitions based on firmware configuration data (fconf).
- Changes necessary to support SEPARATE\_NOBITS\_REGION feature
- TSP and BL2\_AT\_EL3: Add Position Independent Execution PIE support

# • Build System

- Add support for documentation build as a target in Makefile
- Add COT build option to select the Chain of Trust to use when the Trusted Boot feature is enabled (default: tbbr).
- Added creation and injection of secure partition packages into the FIP.

- Build option to support SPMC component loading and run at S-EL1 or S-EL2 (SPMD\_SPM\_AT\_SEL2).
- Enable MTE support
- Enable Link Time Optimization in GCC
- Enable -Wredundant-decls warning check
- Makefile: Add support to optionally encrypt BL31 and BL32
- Add support to pass the nt\_fw\_config DTB to OP-TEE.
- Introduce per-BL CPPFLAGS, ASFLAGS, and LDFLAGS
- build\_macros: Add CREATE\_SEQ function to generate sequence of numbers

# • CPU Support

- cortex-a57: Enable higher performance non-cacheable load forwarding
- Hercules: Workaround for Errata 1688305
- Klein: Support added for Klein CPU
- Matterhorn: Support added for Matterhorn CPU

### Drivers

- auth: Add calc\_hash function for hash calculation. Used for authentication of images when measured boot is enabled.
- cryptocell: Add authenticated decryption framework, and support for CryptoCell-713 and CryptoCell-712 RSA 3K
- gic600: Add support for multichip configuration and Clayton
- gicv3: Introduce makefile, Add extended PPI and SPI range, Add support for probing multiple GIC Redistributor frames
- gicv4: Add GICv4 extension for GIC driver
- io: Add an IO abstraction layer to load encrypted firmwares
- mhu: Derive doorbell base address
- mtd: Add SPI-NOR, SPI-NAND, SPI-MEM, and raw NAND framework
- scmi: Allow use of multiple SCMI channels
- scu: Add a driver for snoop control unit

#### Libraries

- coreboot: Add memory range parsing and use generic base address
- compiler\_rt: Import popcountdi2.c and popcountsi2.c files, aeabi\_ldivmode.S file and dependencies
- debugFS: Add DebugFS functionality
- el3\_runtime: Add support for enabling S-EL2
- fconf: Add Firmware Configuration Framework (fconf) (experimental).
- libc: Add memrchr function
- locks: bakery: Use is\_dcache\_enabled() helper and add a DMB to the 'read\_cache\_op' macro
- psci: Add support to enable different personality of the same soc.

11.3. Version 2.3 521

 xlat\_tables\_v2: Add support to pass shareability attribute for normal memory region, use get\_current\_el\_maybe\_constant() in is\_dcache\_enabled(), read-only xlat tables for BL31 memory, and add enable mmu()

## • New Platforms Support

- arm/arm\_fpga: New platform support added for FPGA
- arm/rddaniel: New platform support added for rd-daniel platform
- brcm/stingray: New platform support added for Broadcom stingray platform
- nvidia/tegra194: New platform support for Nvidia Tegra194 platform

#### Platforms

- allwinner: Implement PSCI system suspend using SCPI, add a msgbox driver for use with SCPI, and reserve and map space for the SCP firmware
- allwinner: axp: Add AXP805 support
- allwinner: power: Add DLDO4 power rail
- amlogic: axg: Add a build flag when using ATOS as BL32 and support for the A113D (AXG) platform
- arm/a5ds: Add ethernet node and L2 cache node in devicetree
- arm/common: Add support for the new dualroot chain of trust
- arm/common: Add support for SEPARATE NOBITS REGION
- arm/common: Re-enable PIE when RESET\_TO\_BL31=1
- arm/common: Allow boards to specify second DRAM Base address and to define PLAT\_ARM\_TZC\_FILTERS
- arm/corstone700: Add support for mhuv2 and stack protector
- arm/fvp: Add support for fconf in BL31 and SP\_MIN. Populate power domain descriptor dynamically by leveraging fconf APIs.
- arm/fvp: Add Cactus/Ivy Secure Partition information and use two instances of Cactus at S-EL1
- arm/fvp: Add support to run BL32 in TDRAM and BL31 in secure DRAM
- arm/fvp: Add support for GICv4 extension and BL2 hash calculation in BL1
- arm/n1sdp: Setup multichip gic routing table, update platform macros for dual-chip setup, introduce platform information SDS region, add support to update presence of External LLC, and enable the NEOVERSE N1 EXTERNAL LLC flag
- arm/rdn1edge: Add support for dual-chip configuration and use CREATE\_SEQ helper macro to compare chip count
- arm/sgm: Always use SCMI for SGM platforms
- arm/sgm775: Add support for dynamic config using fconf
- arm/sgi: Add multi-chip mode parameter in HW\_CONFIG dts, macros for remote chip device region, chip\_id and multi\_chip\_mode to platform variant info, and introduce number of chips macro
- brcm: Add BL2 and BL31 support common across Broadcom platforms
- brcm: Add iproc SPI Nor flash support, spi driver, emmc driver, and support to retrieve plat toc flags
- hisilicon: hikey960: Enable system power off callback

- intel: Enable bridge access, SiP SMC secure register access, and uboot entrypoint support
- intel: Implement platform specific system reset 2
- intel: Introduce mailbox response length handling
- imx: console: Use CONSOLE\_T\_BASE for UART base address and generic console\_t data structure
- imx8mm: Provide uart base as build option and add the support for opteed spd on imx8mq/imx8mm
- imx8qx: Provide debug uart num as build
- imx8qm: Apply clk/pinmux configuration for DEBUG\_CONSOLE and provide debug uart num as build param
- marvell: a8k: Implement platform specific power off and add support for loading MG CM3 images
- mediatek: mt8183: Add Vmodem/Vcore DVS init level
- qemu: Support optional encryption of BL31 and BL32 images and ARM\_LINUX\_KERNEL\_AS\_BL33 to pass FDT address
- qemu: Define ARMV7\_SUPPORTS\_VFP
- qemu: Implement PSCI\_CPU\_OFF and qemu\_system\_off via semihosting
- renesas: rcar\_gen3: Add new board revision for M3ULCB
- rockchip: Enable workaround for erratum 855873, claim a macro to enable hdcp feature for DP, enable power domains of rk3399 before reset, add support for UART3 as serial output, and initialize reset and poweroff GPIOs with known invalid value
- rpi: Implement PSCI CPU\_OFF, use MMIO accessor, autodetect Mini-UART vs. PL011 configuration, and allow using PL011 UART for RPi3/RPi4
- rpi3: Include GPIO driver in all BL stages and use same "clock-less" setup scheme as RPi4
- rpi3/4: Add support for offlining CPUs
- st: stm32mp1: platform.mk: Support generating multiple images in one build, migrate to implicit rules, derive map file name from target name, generate linker script with fixed name, and use PHONY for the appropriate targets
- st: stm32mp1: Add support for SPI-NOR, raw NAND, and SPI-NAND boot device, QSPI, FMC2 driver
- st: stm32mp1: Use stm32mp\_get\_ddr\_ns\_size() function, set XN attribute for some areas in BL2, dynamically map DDR later and non-cacheable during its test, add a function to get non-secure DDR size, add DT helper for reg by name, and add compilation flags for boot devices
- socionext: uniphier: Turn on ENABLE\_PIE
- ti: k3: Add PIE support
- xilinx: versal: Add set wakeup source, client wakeup, query data, request wakeup, PM\_INIT\_FINALIZE, PM\_GET\_TRUSTZONE\_VERSION, PM IOCTL, support for suspend related, and Get\_ChipID APIs
- xilinx: versal: Implement power down/restart related EEMI, SMC handler for EEMI, PLL related PM, clock related PM, pin control related PM, reset related PM, device related PM, APIs
- xilinx: versal: Enable ipi mailbox service
- xilinx: versal: Add get api version support and support to send PM API to PMC using IPI

11.3. Version 2.3 523

xilinx: zynqmp: Add checksum support for IPI data, GET\_CALLBACK\_DATA function, support
to query max divisor, CLK\_SET\_RATE\_PARENT in gem clock node, support for custom type flags,
LPD WDT clock to the pm\_clock structure, idcodes for new RFSoC silicons ZU48DR and ZU49DR,
and id for new RFSoC device ZU39DR

# • Security

- Use Speculation Barrier instruction for v8.5+ cores
- Add support for optional firmware encryption feature (experimental).
- Introduce a new dualroot chain of trust.
- aarch64: Prevent speculative execution past ERET
- aarch32: Stop speculative execution past exception returns.

#### SPCI

- Introduced the Secure Partition Manager Dispatcher (SPMD) component as a new standard service.

## Tools

- cert\_create: Introduce CoT build option and TBBR CoT makefile, and define the dualroot CoT
- encrypt\_fw: Add firmware authenticated encryption tool
- memory: Add show\_memory script that prints a representation of the memory layout for the latest build

# 11.3.2 Changed

#### · Arm Architecture

- PIE: Make call to GDT relocation fixup generalized

## · BL-Specific

- Increase maximum size of BL2 image
- BL31: Discard .dynsym .dynstr .hash sections to make ENABLE\_PIE work
- BL31: Split into two separate memory regions
- Unify BL linker scripts and reduce code duplication.

## · Build System

- Changes to drive cert\_create for dualroot CoT
- Enable -Wlogical-op always
- Enable -Wshadow always
- Refactor the warning flags
- PIE: Pass PIE options only to BL31
- Reduce space lost to object alignment
- Set lld as the default linker for Clang builds
- Remove -Wunused-const-variable and -Wpadded warning
- Remove -Wmissing-declarations warning from WARNING1 level

## • Drivers

- authentication: Necessary fix in drivers to upgrade to mbedtls-2.18.0
- console: Integrate UART base address in generic console t
- gicv3: Change API for GICR\_IPRIORITYR accessors and separate GICD and GICR accessor functions
- io: Change seek offset to signed long long and panic in case of io setup failure
- smmu: SMMUv3: Changed retry loop to delay timer
- tbbr: Reduce size of hash and ECDSA key buffers when possible

## · Library Code

- libc: Consolidate the size\_t, unified, and NULL definitions, and unify intmax\_t and uintmax\_t on AArch32/64
- ROMLIB: Optimize memory layout when ROMLIB is used
- xlat\_tables\_v2: Use ARRAY\_SIZE in REGISTER\_XLAT\_CONTEXT\_FULL\_SPEC, merge REGISTER\_XLAT\_CONTEXT\_{FULL\_SPEC,RO\_BASE\_TABLE}, and simplify end address checks in mmap\_add\_region\_check()

#### Platforms

- allwinner: Adjust SRAM A2 base to include the ARISC vectors, clean up MMU setup, reenable USE\_COHERENT\_MEM, remove unused include path, move the NOBITS region to SRAM A1, convert AXP803 regulator setup code into a driver, enable clock before resetting I2C/RSB
- allwinner: h6: power: Switch to using the AXP driver
- allwinner: a64: power: Use fdt\_for\_each\_subnode, remove obsolete register check, remove duplicate DT check, and make sunxi\_turn\_off\_soc static
- allwinner: Build PMIC bus drivers only in BL31, clean up PMIC-related error handling, and synchronize PMIC enumerations
- arm/a5ds: Change boot address to point to DDR address
- arm/common: Check for out-of-bound accesses in the platform io policies
- arm/corstone700: Updating the kernel arguments to support initramfs, use fdts DDR memory and XIP rootfs, and set UART clocks to 32MHz
- arm/fvp: Modify multithreaded dts file of DynamIQ FVPs, slightly bump the stack size for bl1 and bl2, remove re-definition of topology related build options, stop reclaiming init code with Clang builds, and map only the needed DRAM region statically in BL31/SP\_MIN
- arm/juno: Maximize space allocated to SCP BL2
- arm/sgi: Bump bl1 RW limit, mark remote chip shared ram as non-cacheable, move GIC related constants to board files, include AFF3 affinity in core position calculation, move bl31\_platform\_setup to board file, and move topology information to board folder
- common: Refactor load\_auth\_image\_internal().
- hisilicon: Remove uefi-tools in hikey and hikey 960 documentation
- intel: Modify non secure access function, BL31 address mapping, mailbox's get\_config\_status, and stratix10 BL31 parameter handling
- intel: Remove un-needed checks for qspi driver r/w and s10 unused source code
- intel: Change all global sip function to static
- intel: Refactor common platform code

11.3. Version 2.3 525

- intel: Create SiP service header file
- marvell: armada: scp\_bl2: Allow loading up to 8 images
- marvell: comphy-a3700: Support SGMII COMPHY power off and fix USB3 powering on when on lane 2
- marvell: Consolidate console register calls
- mediatek: mt8183: Protect 4GB~8GB dram memory, refine GIC driver for low power scenarios, and switch PLL/CLKSQ/ck off/axi 26m control to SPM
- qemu: Update flash address map to keep FIP in secure FLASH0
- renesas: rcar\_gen3: Update IPL and Secure Monitor Rev.2.0.6, update DDR setting for H3, M3, M3N, change fixed destination address of BL31 and BL32, add missing #{address,size}-cells into generated DT, pass DT to OpTee OS, and move DDR drivers out of staging
- rockchip: Make miniloader ddr\_parameter handling optional, cleanup securing of ddr regions, move secure init to separate file, use base+size for secure ddr regions, bring TZRAM\_SIZE values in lined, and prevent macro expansion in paths
- rpi: Move plat\_helpers.S to common
- rpi3: gpio: Simplify GPIO setup
- rpi4: Skip UART initialisation
- st: stm32m1: Use generic console\_t data structure, remove second QSPI flash instance, update for FMC2 pin muxing, and reduce MAX\_XLAT\_TABLES to 4
- socionext: uniphier: Make on-chip SRAM and I/O register regions configurable
- socionext: uniphier: Make PSCI related, counter control, UART, pinmon, NAND controller, and eMMC controller base addresses configurable
- socionext: uniphier: Change block\_addressing flag and the return value type of .is\_usb\_boot() to bool
- socionext: uniphier: Run BL33 at EL2, call uniphier\_scp\_is\_running() only when on-chip STM is supported, define PLAT\_XLAT\_TABLES\_DYNAMIC only for BL2, support read-only xlat tables, use enable\_mmu() in common function, shrink UNIPHIER\_ROM\_REGION\_SIZE, prepare uniphier\_soc\_info() for next SoC, extend boot device detection for future SoCs, make all BL images completely position-independent, make uniphier\_mmap\_setup() work with PIE, pass SCP base address as a function parameter, set buffer offset and length for io\_block dynamically, and use more mmap\_add\_dynamic\_region() for loading images
- spd/trusty: Disable error messages seen during boot, allow gic base to be specified with GICD\_BASE, and allow getting trusty memsize from BL32\_MEM\_SIZE instead of TSP SEC MEM SIZE
- ti: k3: common: Enable ARM cluster power down and rename device IDs to be more consistent
- ti: k3: drivers: ti\_sci: Put sequence number in coherent memory and remove indirect structure of const data
- xilinx: Move ipi mailbox svc to xilinx common
- xilinx: zynqmp: Use GIC framework for warm restart
- xilinx: zynqmp: pm: Move custom clock flags to typeflags, remove CLK\_TOPSW\_LSBUS from invalid clock list and rename FPD WDT clock ID
- xilinx: versal: Increase OCM memory size for DEBUG builds and adjust cpu clock, Move versal def.h and versal private to include directory

### Tools

- sptool: Updated sptool to accommodate building secure partition packages.

## 11.3.3 Resolved Issues

#### · Arm Architecture

- Fix crash dump for lower EL

# • BL-Specific

- Bug fix: Protect TSP prints with lock
- Fix boot failures on some builds linked with ld.lld.

### · Build System

- Fix clang build if CC is not in the path.
- Fix 'BL stage' comment for build macros

## Code Quality

- coverity: Fix various MISRA violations including null pointer violations, C issues in BL1/BL2/BL31 and FDT helper functions, using boolean essential, type, and removing unnecessary header file and comparisons to LONG MAX in debugfs devfip
- Based on coding guidelines, replace all unsigned long depending on if fixed based on AArch32 or AArch64.
- Unify type of "cpu\_idx" and Platform specific defines across PSCI module.

#### • Drivers

- auth: Necessary fix in drivers to upgrade to mbedtls-2.18.0
- delay\_timer: Fix non-standard frequency issue in udelay
- gicv3: Fix compiler dependent behavior
- gic600: Fix include ordering according to the coding style and power up sequence

## · Library Code

- el3\_runtime: Fix stack pointer maintenance on EA handling path, fixup 'cm\_setup\_context' prototype, and adds TPIDR\_EL2 register to the context save restore routines
- libc: Fix SIZE MAX on AArch32
- locks: T589: Fix insufficient ordering guarantees in bakery lock
- pmf: Fix 'tautological-constant-compare' error, Make the runtime instrumentation work on AArch32, and Simplify PMF helper macro definitions across header files
- xlat\_tables\_v2: Fix assembler warning of PLAT\_RO\_XLAT\_TABLES

# • Platforms

- allwinner: Fix H6 GPIO and CCU memory map addresses and incorrect ARISC code patch offset check
- arm/a5ds: Correct system freq and Cache Writeback Granule, and cleanup enable-method in devicetree
- arm/fvp: Fix incorrect GIC mapping, BL31 load address and image size for RESET\_TO\_BL31=1, topology description of cpus for DynamIQ based FVP, and multithreaded FVP power domain tree

11.3. Version 2.3 527

- arm/fvp: spm-mm: Correcting instructions to build SPM for FVP
- arm/common: Fix ROTPK hash generation for ECDSA encryption, BL2 bug in dynamic configuration initialisation, and current RECLAIM\_INIT\_CODE behavior
- arm/rde1edge: Fix incorrect topology tree description
- arm/sgi: Fix the incorrect check for SCMI channel ID
- common: Flush dcache when storing timestamp
- intel: Fix UEFI decompression issue, memory calibration, SMC SIP service, mailbox config return status, mailbox driver logic, FPGA manager on reconfiguration, and mailbox send\_cmd issue
- imx: Fix shift-overflow errors, the rdc memory region slot's offset, multiple definition of ipc\_handle, missing inclusion of cdefs.h, and correct the SGIs that used for secure interrupt
- mediatek: mt8183: Fix AARCH64 init fail on CPU0
- rockchip: Fix definition of struct param\_ddr\_usage
- rpi4: Fix documentation of armstub config entry
- st: Correct io possible NULL pointer dereference and device\_size type, nand xor\_ecc.val assigned value, static analysis tool issues, and fix incorrect return value and correctly check pwr-regulators node
- xilinx: zynqmp: Correct syscnt freq for QEMU and fix clock models and IDs of GEM-related clocks

# 11.3.4 Known Issues

### Build System

- dtb: DTB creation not supported when building on a Windows host.

This step in the build process is skipped when running on a Windows host. A known issue from the 1.6 release.

Intermittent assertion firing ASSERT: services/spd/tspd/tspd\_main.c:105

### Coverity

- Intermittent Race condition in Coverity Jenkins Build Job

## Platforms

- arm/juno: System suspend from Linux does not function as documented in the user guide

Following the instructions provided in the user guide document does not result in the platform entering system suspend state as expected. A message relating to the hdlcd driver failing to suspend will be emitted on the Linux terminal.

- mediatek/mt6795: This platform does not build in this release

# 11.4 Version 2.2

## 11.4.1 New Features

#### Architecture

- Enable Pointer Authentication (PAuth) support for Secure World
  - \* Adds support for ARMv8.3-PAuth in BL1 SMC calls and BL2U image for firmware updates.
- Enable Memory Tagging Extension (MTE) support in both secure and non-secure worlds
  - \* Adds support for the new Memory Tagging Extension arriving in ARMv8.5. MTE support is now enabled by default on systems that support it at EL0.
  - \* To enable it at ELx for both the non-secure and the secure world, the compiler flag CTX\_INCLUDE\_MTE\_REGS includes register saving and restoring when necessary in order to prevent information leakage between the worlds.
- Add support for Branch Target Identification (BTI)

### · Build System

- Modify FVP makefile for CPUs that support both AArch64/32
- AArch32: Allow compiling with soft-float toolchain
- Makefile: Add default warning flags
- Add Makefile check for PAuth and AArch64
- Add compile-time errors for HW\_ASSISTED\_COHERENCY flag
- Apply compile-time check for AArch64-only CPUs
- build\_macros: Add mechanism to prevent bin generation.
- Add support for default stack-protector flag
- spd: opteed: Enable NS\_TIMER\_SWITCH
- plat/arm: Skip BL2U if RESET\_TO\_SP\_MIN flag is set
- Add new build option to let each platform select which implementation of spinlocks it wants to use

#### CPU Support

- DSU: Workaround for erratum 798953 and 936184
- Neoverse N1: Force cacheable atomic to near atomic
- Neoverse N1: Workaround for erratum 1073348, 1130799, 1165347, 1207823, 1220197, 1257314, 1262606, 1262888, 1275112, 1315703, 1542419
- Neoverse Zeus: Apply the MSR SSBS instruction
- cortex-Hercules/HerculesAE: Support added for Cortex-Hercules and Cortex-HerculesAE CPUs
- cortex-Hercules/HerculesAE: Enable AMU for Cortex-Hercules and Cortex-HerculesAE
- cortex-a76AE: Support added for Cortex-A76AE CPU
- cortex-a76: Workaround for erratum 1257314, 1262606, 1262888, 1275112, 1286807
- cortex-a65/a65AE: Support added for Cortex-A65 and Cortex-A65AE CPUs

11.4. Version 2.2 529

- cortex-a65: Enable AMU for Cortex-A65
- cortex-a55: Workaround for erratum 1221012
- cortex-a35: Workaround for erratum 855472
- cortex-a9: Workaround for erratum 794073

#### Drivers

- console: Allow the console to register multiple times
- delay: Timeout detection support
- gicv3: Enabled multi-socket GIC redistributor frame discovery and migrated ARM platforms to the new API
  - \* Adds gicv3\_rdistif\_probe function that delegates the responsibility of discovering the corresponding redistributor base frame to each CPU itself.
- sbsa: Add SBSA watchdog driver
- st/stm32 hash: Add HASH driver
- ti/uart: Add an AArch32 variant

## • Library at ROM (romlib)

- Introduce BTI support in Library at ROM (romlib)

## • New Platforms Support

- amlogic: g12a: New platform support added for the S905X2 (G12A) platform
- amlogic: meson/gxl: New platform support added for Amlogic Meson S905x (GXL)
- arm/a5ds: New platform support added for A5 DesignStart
- arm/corstone: New platform support added for Corstone-700
- intel: New platform support added for Agilex
- mediatek: New platform support added for MediaTek mt8183
- qemu/qemu\_sbsa: New platform support added for QEMU SBSA platform
- renesas/rcar\_gen3: plat: New platform support added for D3
- rockchip: New platform support added for px30
- rockchip: New platform support added for rk3288
- rpi: New platform support added for Raspberry Pi 4

## • Platforms

- arm/common: Introduce wrapper functions to setup secure watchdog
- arm/fvp: Add Delay Timer driver to BL1 and BL31 and option for defining platform DRAM2 base
- arm/fvp: Add Linux DTS files for 32 bit threaded FVPs
- arm/n1sdp: Add code for DDR ECC enablement and BL33 copy to DDR, Initialise CNTFRQ in Non Secure CNTBaseN
- arm/juno: Use shared mbedtls heap between BL1 and BL2 and add basic support for dynamic config
- imx: Basic support for PicoPi iMX7D, rdc module init, caam module init, aipstz init, IMX\_SIP\_GET\_SOC\_INFO, IMX\_SIP\_BUILDINFO added

- intel: Add ncore ccu driver
- mediatek/mt81\*: Use new bl31\_params\_parse() helper
- nvidia: tegra: Add support for multi console interface
- qemu/qemu\_sbsa: Adding memory mapping for both FLASH0/FLASH1
- qemu: Added gicv3 support, new console interface in AArch32, and sub-platforms
- renesas/rcar\_gen3: plat: Add R-Car V3M support, new board revision for H3ULCB, DBSC4 setting before self-refresh mode
- socionext/uniphier: Support console based on multi-console
- st: stm32mp1: Add OP-TEE, Avenger96, watchdog, LpDDR3, authentication support and general SYSCFG management
- ti/k3: common: Add support for J721E, Use coherent memory for shared data, Trap all asynchronous bus errors to EL3
- xilinx/zynqmp: Add support for multi console interface, Initialize IPI table from zynqmp config setup()

#### PSCI

# - Adding new optional PSCI hook pwr\_domain\_on\_finish\_late

\* This PSCI hook pwr\_domain\_on\_finish\_late is similar to pwr\_domain\_on\_finish but is guaranteed to be invoked when the respective core and cluster are participating in coherency.

## Security

Speculative Store Bypass Safe (SSBS): Further enhance protection against Spectre variant 4 by disabling speculative loads/stores (SPSR.SSBS bit) by default.

## - UBSAN support and handlers

\* Adds support for the Undefined Behaviour sanitizer. There are two types of support offered - minimalistic trapping support which essentially immediately crashes on undefined behaviour and full support with full debug messages.

# • Tools

- cert\_create: Add support for bigger RSA key sizes (3KB and 4KB), previously the maximum size was 2KB.
- fiptool: Add support to build fiptool on Windows.

# 11.4.2 Changed

## • Architecture

- Refactor ARMv8.3 Pointer Authentication support code
- backtrace: Strip PAC field when PAUTH is enabled
- Prettify crash reporting output on AArch64.

#### - Rework smc unknown return code path in smc handler

\* Leverage the existing el3\_exit() return routine for smc\_unknown return path rather than a custom set of instructions.

## • BL-Specific

11.4. Version 2.2 531

- Invalidate dcache build option for BL2 entry at EL3
- Add missing support for BL2\_AT\_EL3 in XIP memory

#### Boot Flow

- Add helper to parse BL31 parameters (both versions)
- Factor out cross-BL API into export headers suitable for 3rd party code
- Introduce lightweight BL platform parameter library

#### • Drivers

- auth: Memory optimization for Chain of Trust (CoT) description
- bsec: Move bsec\_mode\_is\_closed\_device() service to platform
- cryptocell: Move Cryptocell specific API into driver
- gicv3: Prevent pending G1S interrupt from becoming G0 interrupt
- mbedtls: Remove weak heap implementation
- mmc: Increase delay between ACMD41 retries
- mmc: stm32\_sdmmc2: Correctly manage block size
- mmc: stm32 sdmmc2: Manage max-frequency property from DT
- synopsys/emmc: Do not change FIFO TH as this breaks some platforms
- synopsys: Update synopsys drivers to not rely on undefined overflow behaviour
- ufs: Extend the delay after reset to wait for some slower chips

## Platforms

- amlogic/meson/gxl: Remove BL2 dependency from BL31
- arm/common: Shorten the Firmware Update (FWU) process
- arm/fvp: Remove GIC initialisation from secondary core cold boot
- arm/sgm: Temporarily disable shared Mbed TLS heap for SGM
- hisilicon: Update hisilicon drivers to not rely on undefined overflow behaviour
- imx: imx8: Replace PLAT\_IMX8\* with PLAT\_imx8\*, remove duplicated linker symbols and deprecated code include, keep only IRQ 32 unmasked, enable all power domain by default
- marvell: Prevent SError accessing PCIe link, Switch to xlat\_tables\_v2, do not rely on argument passed via smc, make sure that comphy init will use correct address
- mediatek: mt8173: Refactor RTC and PMIC drivers
- mediatek: mt8173: Apply MULTI\_CONSOLE framework
- nvidia: Tegra: memctrl\_v2: fix "overflow before widen" coverity issue
- qemu: Simplify the image size calculation, Move and generalise FDT PSCI fixup, move gicv2 codes to separate file
- renesas/rcar\_gen3: Convert to multi-console API, update QoS setting, Update IPL and Secure Monitor Rev2.0.4, Change to restore timer counter value at resume, Update DDR setting rev.0.35, qos: change subslot cycle, Change periodic write DQ training option.

- rockchip: Allow SOCs with undefined wfe check bits, Streamline and complete UARTn\_BASE macros, drop rockchip-specific imported linker symbols for bl31, Disable binary generation for all SOCs, Allow console device to be set by DTB, Use new bl31\_params\_parse functions
- rpi/rpi3: Move shared rpi3 files into common directory
- socionext/uniphier: Set CONSOLE\_FLAG\_TRANSLATE\_CRLF and clean up console driver
- socionext/uniphier: Replace DIV\_ROUND\_UP() with div\_round\_up() from utils\_def.h
- st/stm32mp: Split stm32mp\_io\_setup function, move stm32\_get\_gpio\_bank\_clock() to private file, correctly handle Clock Spreading Generator, move oscillator functions to generic file, realign device tree files with internal devs, enable RTCAPB clock for dual-core chips, use a common function to check spinlock is available, move check\_header() to common code
- ti/k3: Enable SEPARATE\_CODE\_AND\_RODATA by default, Remove shared RAM space, Drop \_ADDRESS from K3\_USART\_BASE to match other defines, Remove MSMC port definitions, Allow USE\_COHERENT\_MEM for K3, Set L2 latency on A72 cores

## PSCI

- PSCI: Lookup list of parent nodes to lock only once

## • Secure Partition Manager (SPM): SPCI Prototype

- Fix service UUID lookup
- Adjust size of virtual address space per partition
- Refactor xlat context creation
- Move shim layer to TTBR1 EL1
- Ignore empty regions in resource description

# Security

- Refactor SPSR initialisation code
- SMMUv3: Abort DMA transactions
  - \* For security DMA should be blocked at the SMMU by default unless explicitly enabled for a device. SMMU is disabled after reset with all streams bypassing the SMMU, and abortion of all incoming transactions implements a default deny policy on reset.
  - \* Moves bl1\_platform\_setup() function from arm\_bl1\_setup.c to FVP platforms' fvp\_bl1\_setup.c and fvp\_ve\_bl1\_setup.c files.

# • Tools

- cert create: Remove RSA PKCS#1 v1.5 support

# 11.4.3 Resolved Issues

- Architecture
  - Fix the CAS spinlock implementation by adding a missing DSB in spin\_unlock()
  - AArch64: Fix SCTLR bit definitions
    - \* Removes incorrect SCTLR\_V\_BIT definition and adds definitions for ARMv8.3-Pauth *EnIB*, *EnDA* and *EnDB* bits.
  - Fix restoration of PAuth context

11.4. Version 2.2 533

\* Replace call to pauth\_context\_save() with pauth\_context\_restore() in case of unknown SMC call.

## · BL-Specific Issues

- Fix BL31 crash reporting on AArch64 only platforms

### · Build System

- Remove several warnings reported with W=2 and W=1

# · Code Quality Issues

- SCTLR and ACTLR are 32-bit for AArch32 and 64-bit for AArch64
- Unify type of "cpu\_idx" across PSCI module.
- Assert if power level value greater then PSCI\_INVALID\_PWR\_LVL
- Unsigned long should not be used as per coding guidelines
- Reduce the number of memory leaks in cert\_create
- Fix type of cot\_desc\_ptr
- Use explicit-width data types in AAPCS parameter structs
- Add python configuration for editorconfig
- BL1: Fix type consistency
- Enable -Wshift-overflow=2 to check for undefined shift behavior
- Updated upstream platforms to not rely on undefined overflow behaviour

## · Coverity Quality Issues

- Remove GGC ignore -Warray-bounds
- Fix Coverity #261967, Infinite loop
- Fix Coverity #343017, Missing unlock
- Fix Coverity #343008, Side affect in assertion
- Fix Coverity #342970, Uninitialized scalar variable

## CPU Support

- cortex-a12: Fix MIDR mask

### Drivers

- console: Remove Arm console unregister on suspend
- gicv3: Fix support for full SPI range
- scmi: Fix wrong payload length

# • Library Code

- libc: Fix sparse warning for \_\_assert()
- libc: Fix memchr implementation

# Platforms

- rpi: rpi3: Fix compilation error when stack protector is enabled
- socionext/uniphier: Fix compilation fail for SPM support build config

- st/stm32mp1: Fix TZC400 configuration against non-secure DDR
- ti/k3: common: Fix RO data area size calculation

## Security

# - AArch32: Disable Secure Cycle Counter

\* Changes the implementation for disabling Secure Cycle Counter. For ARMv8.5 the counter gets disabled by setting SDCR. SCCD bit on CPU cold/warm boot. For the earlier architectures PMCR register is saved/restored on secure world entry/exit from/to Non-secure state, and cycle counting gets disabled by setting PMCR.DP bit.

# - AArch64: Disable Secure Cycle Counter

\* For ARMv8.5 the counter gets disabled by setting MDCR\_E13.SCCD bit on CPU cold/warm boot. For the earlier architectures PMCR\_EL0 register is saved/restored on secure world entry/exit from/to Non-secure state, and cycle counting gets disabled by setting PMCR\_EL0.DP bit.

# 11.4.4 Deprecations

#### Common Code

- Remove MULTI\_CONSOLE\_API flag and references to it
- Remove deprecated plat\_crash\_console\_\*
- Remove deprecated interfaces get\_afflvl\_shift, mpidr\_mask\_lower\_afflvls, eret
- AARCH32/AARCH64 macros are now deprecated in favor of \_\_aarch64\_\_
- \_\_ASSEMBLY\_\_ macro is now deprecated in favor of \_\_ASSEMBLER\_\_

## • Drivers

- console: Removed legacy console API
- console: Remove deprecated finish\_console\_register
- tzc: Remove deprecated types tzc\_action\_t and tzc\_region\_attributes\_t

## • Secure Partition Manager (SPM):

 Prototype SPCI-based SPM (services/std\_svc/spm) will be replaced with alternative methods of secure partitioning support.

# 11.4.5 Known Issues

# • Build System Issues

- dtb: DTB creation not supported when building on a Windows host.

This step in the build process is skipped when running on a Windows host. A known issue from the 1.6 release.

## · Platform Issues

- arm/juno: System suspend from Linux does not function as documented in the user guide

Following the instructions provided in the user guide document does not result in the platform entering system suspend state as expected. A message relating to the hdlcd driver failing to suspend will be emitted on the Linux terminal.

11.4. Version 2.2 535

- mediatek/mt6795: This platform does not build in this release

# 11.5 Version 2.1

## 11.5.1 New Features

#### Architecture

- Support for ARMv8.3 pointer authentication in the normal and secure worlds

The use of pointer authentication in the normal world is enabled whenever architectural support is available, without the need for additional build flags.

Use of pointer authentication in the secure world remains an experimental configuration at this time. Using both the ENABLE\_PAUTH and CTX\_INCLUDE\_PAUTH\_REGS build flags, pointer authentication can be enabled in EL3 and S-EL1/0.

See the Firmware Design document for additional details on the use of pointer authentication.

- Enable Data Independent Timing (DIT) in EL3, where supported

## · Build System

- Support for BL-specific build flags
- Support setting compiler target architecture based on ARM\_ARCH\_MINOR build option.
- New RECLAIM\_INIT\_CODE build flag:

A significant amount of the code used for the initialization of BL31 is not needed again after boot time. In order to reduce the runtime memory footprint, the memory used for this code can be reclaimed after initialization.

Certain boot-time functions were marked with the \_\_init attribute to enable this reclamation.

#### CPU Support

- cortex-a76: Workaround for erratum 1073348
- cortex-a76: Workaround for erratum 1220197
- cortex-a76: Workaround for erratum 1130799
- cortex-a75: Workaround for erratum 790748
- cortex-a75: Workaround for erratum 764081
- cortex-a73: Workaround for erratum 852427
- cortex-a73: Workaround for erratum 855423
- cortex-a57: Workaround for erratum 817169
- cortex-a57: Workaround for erratum 814670
- cortex-a55: Workaround for erratum 903758
- cortex-a55: Workaround for erratum 846532
- cortex-a55: Workaround for erratum 798797
- cortex-a55: Workaround for erratum 778703
- cortex-a55: Workaround for erratum 768277

- cortex-a53: Workaround for erratum 819472
- cortex-a53: Workaround for erratum 824069
- cortex-a53: Workaround for erratum 827319
- cortex-a17: Workaround for erratum 852423
- cortex-a17: Workaround for erratum 852421
- cortex-a15: Workaround for erratum 816470
- cortex-a15: Workaround for erratum 827671

#### Documentation

- Exception Handling Framework documentation
- Library at ROM (romlib) documentation
- RAS framework documentation
- Coding Guidelines document

#### Drivers

- ccn: Add API for setting and reading node registers
  - \* Adds ccn\_read\_node\_reg function
  - \* Adds ccn\_write\_node\_reg function
- partition: Support MBR partition entries
- scmi: Add plat\_css\_get\_scmi\_info function

Adds a new API plat\_css\_get\_scmi\_info which lets the platform register a platform-specific instance of scmi\_channel\_plat\_info\_t and remove the default values

- tzc380: Add TZC-380 TrustZone Controller driver
- tzc-dmc620: Add driver to manage the TrustZone Controller within the DMC-620 Dynamic Memory Controller

#### • Library at ROM (romlib)

- Add platform-specific jump table list
- Allow patching of romlib functions

This change allows patching of functions in the romlib. This can be done by adding "patch" at the end of the jump table entry for the function that needs to be patched in the file jmptbl.i.

#### · Library Code

- Support non-LPAE-enabled MMU tables in AArch32
- mmio: Add mmio\_clrsetbits\_16 function
  - \* 16-bit variant of mmio\_clrsetbits
- object\_pool: Add Object Pool Allocator
  - \* Manages object allocation using a fixed-size static array
  - \* Adds pool\_alloc and pool\_alloc\_n functions
  - \* Does not provide any functions to free allocated objects (by design)
- libc: Added strlcpy function

11.5. Version 2.1 537

- libc: Import strrchr function from FreeBSD
- xlat tables: Add support for ARMv8.4-TTST
- xlat\_tables: Support mapping regions without an explicitly specified VA

#### Math

- Added softudiv macro to support software division

#### • Memory Partitioning And Monitoring (MPAM)

Enabled MPAM EL2 traps (MPAMHCR\_EL2 and MPAM\_EL2)

#### Platforms

- amlogic: Add support for Meson S905 (GXBB)
- arm/fvp\_ve: Add support for FVP Versatile Express platform
- arm/n1sdp: Add support for Neoverse N1 System Development platform
- arm/rde1edge: Add support for Neoverse E1 platform
- arm/rdn1edge: Add support for Neoverse N1 platform
- arm: Add support for booting directly to Linux without an intermediate loader (AArch32)
- arm/juno: Enable new CPU errata workarounds for A53 and A57
- arm/juno: Add romlib support

Building a combined BL1 and ROMLIB binary file with the correct page alignment is now supported on the Juno platform. When USE\_ROMLIB is set for Juno, it generates the combined file bl1\_romlib.bin which needs to be used instead of bl1.bin.

- intel/stratix: Add support for Intel Stratix 10 SoC FPGA platform
- marvell: Add support for Armada-37xx SoC platform
- nxp: Add support for i.MX8M and i.MX7 Warp7 platforms
- renesas: Add support for R-Car Gen3 platform
- xilinx: Add support for Versal ACAP platforms
- Position-Independent Executable (PIE)

PIE support has initially been added to BL31. The ENABLE\_PIE build flag is used to enable or disable this functionality as required.

#### • Secure Partition Manager

- New SPM implementation based on SPCI Alpha 1 draft specification

A new version of SPM has been implemented, based on the SPCI (Secure Partition Client Interface) and SPRT (Secure Partition Runtime) draft specifications.

The new implementation is a prototype that is expected to undergo intensive rework as the specifications change. It has basic support for multiple Secure Partitions and Resource Descriptions.

The older version of SPM, based on MM (ARM Management Mode Interface Specification), is still present in the codebase. A new build flag, SPM\_MM has been added to allow selection of the desired implementation. This flag defaults to 1, selecting the MM-based implementation.

## • Security

- Spectre Variant-1 mitigations (CVE-2017-5753)

- Use Speculation Store Bypass Safe (SSBS) functionality where available

Provides mitigation against CVE-2018-19440 (Not saving x0 to x3 registers can leak information from one Normal World SMC client to another)

## 11.5.2 Changed

#### · Build System

- Warning levels are now selectable with W=<1,2,3>
- Removed unneeded include paths in PLAT\_INCLUDES
- "Warnings as errors" (Werror) can be disabled using E=0
- Support totally quiet output with -s flag
- Support passing options to checkpatch using CHECKPATCH\_OPTS=<opts>
- Invoke host compiler with HOSTCC / HOSTCCFLAGS instead of CC / CFLAGS
- Make device tree pre-processing similar to U-boot/Linux by:
  - \* Creating separate CPPFLAGS for DT preprocessing so that compiler options specific to it can be accommodated.
  - \* Replacing CPP with PP for DT pre-processing

### CPU Support

- Errata report function definition is now mandatory for CPU support files

CPU operation files must now define a <name>\_errata\_report function to print errata status. This is no longer a weak reference.

#### Documentation

- Migrated some content from GitHub wiki to docs/ directory
- Security advisories now have CVE links
- Updated copyright guidelines

#### • Drivers

- console: The MULTI\_CONSOLE\_API framework has been rewritten in C
- console: Ported multi-console driver to AArch32
- gic: Remove 'lowest priority' constants

Removed GIC\_LOWEST\_SEC\_PRIORITY and GIC\_LOWEST\_NS\_PRIORITY. Platforms should define these if required, or instead determine the correct priority values at runtime.

- delay\_timer: Check that the Generic Timer extension is present
- mmc: Increase command reply timeout to 10 milliseconds
- mmc: Poll eMMC device status to ensure EXT\_CSD command completion
- mmc: Correctly check return code from mmc\_fill\_device\_info

#### · External Libraries

- libfdt: Upgraded from 1.4.2 to 1.4.6-9

11.5. Version 2.1 539

- mbed TLS: Upgraded from 2.12 to 2.16

This change incorporates fixes for security issues that should be reviewed to determine if they are relevant for software implementations using Trusted Firmware-A. See the mbed TLS releases page for details on changes from the 2.12 to the 2.16 release.

#### · Library Code

- compiler-rt: Updated lshrdi3.c and int\_lib.h with changes from LLVM master branch (r345645)
- cpu: Updated macro that checks need for CVE-2017-5715 mitigation
- libc: Made setjmp and longjmp C standard compliant
- libc: Allowed overriding the default libc (use OVERRIDE\_LIBC)
- libc: Moved setjmp and longjmp to the libc/ directory

#### Platforms

- Removed Mbed TLS dependency from plat\_bl\_common.c
- arm: Removed unused ARM\_MAP\_BL\_ROMLIB macro
- arm: Removed ARM\_BOARD\_OPTIMISE\_MEM feature and build flag
- arm: Moved several components into drivers/ directory
   This affects the SDS, SCP, SCPI, MHU and SCMI components
- arm/juno: Increased maximum BL2 image size to 0xF000
   This change was required to accommodate a larger libfdt library

#### • SCMI

 Optimized bakery locks when hardware-assisted coherency is enabled using the HW\_ASSISTED\_COHERENCY build flag

#### • SDEI

 Added support for unconditionally resuming secure world execution after SDEI event processing completes

*SDEI* interrupts, although targeting EL3, occur on behalf of the non-secure world, and may have higher priority than secure world interrupts. Therefore they might preempt secure execution and yield execution to the non-secure *SDEI* handler. Upon completion of *SDEI* event handling, resume secure execution if it was preempted.

#### • Translation Tables (XLAT)

- Dynamically detect need for Common not Private (TTBRn\_ELx.CnP) bit

Properly handle the case where ARMv8.2-TTCNP is implemented in a CPU that does not implement all mandatory v8.2 features (and so must claim to implement a lower architecture version).

## 11.5.3 Resolved Issues

#### Architecture

- Incorrect check for SSBS feature detection
- Unintentional register clobber in AArch32 reset\_handler function

#### · Build System

- Dependency issue during DTB image build
- Incorrect variable expansion in Arm platform makefiles
- Building on Windows with verbose mode (V=1) enabled is broken
- AArch32 compilation flags is missing \$(march32-directive)

## • BL-Specific Issues

- bl2: uintptr\_t is not defined error when BL2\_IN\_XIP\_MEM is defined
- bl2: Missing prototype warning in bl2\_arch\_setup
- bl31: Omission of Global Offset Table (GOT) section

## • Code Quality Issues

- Multiple MISRA compliance issues
- Potential NULL pointer dereference (Coverity-detected)

#### Drivers

- mmc: Local declaration of scr variable causes a cache issue when invalidating after the read DMA transfer completes
- mmc: ACMD41 does not send voltage information during initialization, resulting in the command being treated as a query. This prevents the command from initializing the controller.
- mmc: When checking device state using mmc\_device\_state() there are no retries attempted in the event of an error
- ccn: Incorrect Region ID calculation for RN-I nodes
- console: Fix MULTI\_CONSOLE\_API when used as a crash console
- partition: Improper NULL checking in gpt.c
- partition: Compilation failure in VERBOSE mode (V=1)

#### · Library Code

- common: Incorrect check for Address Authentication support
- xlat: Fix XLAT\_V1 / XLAT\_V2 incompatibility

The file arm\_xlat\_tables.h has been renamed to xlat\_tables\_compat.h and has been moved to a common folder. This header can be used to guarantee compatibility, as it includes the correct header based on XLAT\_TABLES\_LIB\_V2.

- xlat: armclang unused-function warning on xlat\_clean\_dcache\_range
- xlat: Invalid mm\_cursor checks in mmap\_add and mmap\_add\_ctx
- sdei: Missing context.h header

#### Platforms

11.5. Version 2.1 541

- common: Missing prototype warning for plat\_log\_get\_prefix
- arm: Insufficient maximum BL33 image size
- arm: Potential memory corruption during BL2-BL31 transition

On Arm platforms, the BL2 memory can be overlaid by BL31/BL32. The memory descriptors describing the list of executable images are created in BL2 R/W memory, which could be possibly corrupted later on by BL31/BL32 due to overlay. This patch creates a reserved location in SRAM for these descriptors and are copied over by BL2 before handing over to next BL image.

- juno: Invalid behaviour when CSS\_USE\_SCMI\_SDS\_DRIVER is not set

In juno\_pm.c the css\_scmi\_override\_pm\_ops function was used regardless of whether the build flag was set. The original behaviour has been restored in the case where the build flag is not set.

#### Tools

- fiptool: Incorrect UUID parsing of blob parameters
- doimage: Incorrect object rules in Makefile

## 11.5.4 Deprecations

- Common Code
  - plat\_crash\_console\_init function
  - plat\_crash\_console\_putc function
  - plat\_crash\_console\_flush function
  - finish\_console\_register macro
- AArch64-specific Code
  - helpers: get\_afflvl\_shift
  - helpers: mpidr\_mask\_lower\_afflvls
  - helpers: eret
- Secure Partition Manager (SPM)
  - Boot-info structure

## 11.5.5 Known Issues

- Build System Issues
  - dtb: DTB creation not supported when building on a Windows host.

This step in the build process is skipped when running on a Windows host. A known issue from the 1.6 release.

#### · Platform Issues

- arm/juno: System suspend from Linux does not function as documented in the user guide

Following the instructions provided in the user guide document does not result in the platform entering system suspend state as expected. A message relating to the hdlcd driver failing to suspend will be emitted on the Linux terminal.

- arm/juno: The firmware update use-cases do not work with motherboard firmware version < v1.5.0 (the reset reason is not preserved). The Linaro 18.04 release has MB v1.4.9. The MB v1.5.0 is available in Linaro 18.10 release.</li>
- mediatek/mt6795: This platform does not build in this release

## 11.6 Version 2.0

#### 11.6.1 New Features

- Removal of a number of deprecated APIs
  - A new Platform Compatibility Policy document has been created which references a wiki page that maintains a listing of deprecated interfaces and the release after which they will be removed.
  - All deprecated interfaces except the MULTI\_CONSOLE\_API have been removed from the code base.
  - Various Arm and partner platforms have been updated to remove the use of removed APIs in this release.
  - This release is otherwise unchanged from 1.6 release

#### 11.6.2 Issues resolved since last release

• No issues known at 1.6 release resolved in 2.0 release

## 11.6.3 Known Issues

- DTB creation not supported when building on a Windows host. This step in the build process is skipped when running on a Windows host. Known issue from 1.6 version.
- As a result of removal of deprecated interfaces the Nvidia Tegra, Marvell Armada 8K and MediaTek MT6795 platforms do not build in this release. Also MediaTek MT8173, NXP QorIQ LS1043A, NXP i.MX8QX, NXP i.MX8QMa, Rockchip RK3328, Rockchip RK3368 and Rockchip RK3399 platforms have not been confirmed to be working after the removal of the deprecated interfaces although they do build.

## 11.7 Version 1.6

#### 11.7.1 New Features

- Addressing Speculation Security Vulnerabilities
  - Implement static workaround for CVE-2018-3639 for AArch32 and AArch64
  - Add support for dynamic mitigation for CVE-2018-3639
  - Implement dynamic mitigation for CVE-2018-3639 on Cortex-A76
  - Ensure *SDEI* handler executes with CVE-2018-3639 mitigation enabled
- Introduce RAS handling on AArch64
  - Some RAS extensions are mandatory for Armv8.2 CPUs, with others mandatory for Armv8.4 CPUs however, all extensions are also optional extensions to the base Armv8.0 architecture.

11.6. Version 2.0 543

- The Armv8 RAS Extensions introduced Standard Error Records which are a set of standard registers to configure RAS node policy and allow RAS Nodes to record and expose error information for error handling agents.
- Capabilities are provided to support RAS Node enumeration and iteration along with individual interrupt registrations and fault injections support.
- Introduce handlers for Uncontainable errors, Double Faults and EL3 External Aborts
- Enable Memory Partitioning And Monitoring (MPAM) for lower EL's
  - Memory Partitioning And Monitoring is an Armv8.4 feature that enables various memory system components and resources to define partitions. Software running at various ELs can then assign themselves to the desired partition to control their performance aspects.
  - When ENABLE\_MPAM\_FOR\_LOWER\_ELS is set to 1, EL3 allows lower ELs to access their own MPAM registers without trapping to EL3. This patch however, doesn't make use of partitioning in EL3; platform initialisation code should configure and use partitions in EL3 if required.
- Introduce ROM Lib Feature
  - Support combining several libraries into a self-called "romlib" image, that may be shared across images to reduce memory footprint. The romlib image is stored in ROM but is accessed through a jump-table that may be stored in read-write memory, allowing for the library code to be patched.
- Introduce Backtrace Feature
  - This function displays the backtrace, the current EL and security state to allow a post-processing tool to choose the right binary to interpret the dump.
  - Print backtrace in assert() and panic() to the console.
- Code hygiene changes and alignment with MISRA C-2012 guideline with fixes addressing issues complying to the following rules:
  - MISRA rules 4.9, 5.1, 5.3, 5.7, 8.2-8.5, 8.8, 8.13, 9.3, 10.1, 10.3-10.4, 10.8, 11.3, 11.6, 12.1, 14.4, 15.7, 16.1-16.7, 17.7-17.8, 20.7, 20.10, 20.12, 21.1, 21.15, 22.7
  - Clean up the usage of void pointers to access symbols
  - Increase usage of static qualifier to locally used functions and data
  - Migrated to use of u\_register\_t for register read/write to better match AArch32 and AArch64 type sizes
  - Use int-ll64 for both AArch32 and AArch64 to assist in consistent format strings between architectures
  - Clean up TF-A libc by removing non arm copyrighted implementations and replacing them with modified FreeBSD and SCC implementations
- Various changes to support Clang linker and assembler
  - The clang assembler/preprocessor is used when Clang is selected. However, the clang linker is not used because it is unable to link TF-A objects due to immaturity of clang linker functionality at this time.
- Refactor support APIs into Libraries
  - Evolve libfdt, mbed TLS library and standard C library sources as proper libraries that TF-A may be linked against.
- CPU Enhancements
  - Add CPU support for Cortex-Ares and Cortex-A76
  - Add AMU support for Cortex-Ares
  - Add initial CPU support for Cortex-Deimos

- Add initial CPU support for Cortex-Helios
- Implement dynamic mitigation for CVE-2018-3639 on Cortex-A76
- Implement Cortex-Ares erratum 1043202 workaround
- Implement DSU erratum 936184 workaround
- Check presence of fix for errata 843419 in Cortex-A53
- Check presence of fix for errata 835769 in Cortex-A53
- Translation Tables Enhancements
  - The xlat v2 library has been refactored in order to be reused by different TF components at different EL's including the addition of EL2. Some refactoring to make the code more generic and less specific to TF, in order to reuse the library outside of this project.
- SPM Enhancements
  - General cleanups and refactoring to pave the way to multiple partitions support
- SDEI Enhancements
  - Allow platforms to define explicit events
  - Determine client EL from NS context's SCR\_EL3
  - Make dispatches synchronous
  - Introduce jump primitives for BL31
  - Mask events after CPU wakeup in SDEI dispatcher to conform to the specification
- Misc TF-A Core Common Code Enhancements
  - Add support for eXecute In Place (XIP) memory in BL2
  - Add support for the SMC Calling Convention 2.0
  - Introduce External Abort handling on AArch64 External Abort routed to EL3 was reported as an unhandled exception and caused a panic. This change enables Trusted Firmware-A to handle External Aborts routed to EL3.
  - Save value of ACTLR\_EL1 implementation-defined register in the CPU context structure rather than forcing it to 0.
  - Introduce ARM\_LINUX\_KERNEL\_AS\_BL33 build option, which allows BL31 to directly jump to a Linux kernel. This makes for a quicker and simpler boot flow, which might be useful in some test environments.
  - Add dynamic configurations for BL31, BL32 and BL33 enabling support for Chain of Trust (COT).
  - Make TF UUID RFC 4122 compliant
- New Platform Support
  - Arm SGI-575
  - Arm SGM-775
  - Allwinner sun50i 64
  - Allwinner sun50i\_h6
  - NXP QorIQ LS1043A
  - NXP i.MX8QX

11.7. Version 1.6 545

- NXP i.MX8QM
- NXP i.MX7Solo WaRP7
- TI K3
- Socionext Synquacer SC2A11
- Marvell Armada 8K
- STMicroelectronics STM32MP1
- Misc Generic Platform Common Code Enhancements
  - Add MMC framework that supports both eMMC and SD card devices
- Misc Arm Platform Common Code Enhancements
  - Demonstrate PSCI MEM PROTECT from el3 runtime
  - Provide RAS support
  - Migrate AArch64 port to the multi console driver. The old API is deprecated and will eventually be removed.
  - Move BL31 below BL2 to enable BL2 overlay resulting in changes in the layout of BL images in memory to enable more efficient use of available space.
  - Add cpp build processing for dtb that allows processing device tree with external includes.
  - Extend FIP io driver to support multiple FIP devices
  - Add support for SCMI AP core configuration protocol v1.0
  - Use SCMI AP core protocol to set the warm boot entrypoint
  - Add support to Mbed TLS drivers for shared heap among different BL images to help optimise memory usage
  - Enable non-secure access to UART1 through a build option to support a serial debug port for debugger connection
- · Enhancements for Arm Juno Platform
  - Add support for TrustZone Media Protection 1 (TZMP1)
- Enhancements for Arm FVP Platform
  - Dynamic\_config: remove the FVP dtb files
  - Set DYNAMIC\_WORKAROUND\_CVE\_2018\_3639=1 on FVP by default
  - Set the ability to dynamically disable Trusted Boot Board authentication to be off by default with DYN\_DISABLE\_AUTH
  - Add librom enhancement support in FVP
  - Support shared Mbed TLS heap between BL1 and BL2 that allow a reduction in BL2 size for FVP
- · Enhancements for Arm SGI/SGM Platform
  - Enable ARM\_PLAT\_MT flag for SGI-575
  - Add dts files to enable support for dynamic config
  - Add RAS support
  - Support shared Mbed TLS heap for SGI and SGM between BL1 and BL2
- Enhancements for Non Arm Platforms

- Raspberry Pi Platform
- Hikey Platforms
- Xilinx Platforms
- QEMU Platform
- Rockchip rk3399 Platform
- TI Platforms
- Socionext Platforms
- Allwinner Platforms
- NXP Platforms
- NVIDIA Tegra Platform
- Marvell Platforms
- STMicroelectronics STM32MP1 Platform

#### 11.7.2 Issues resolved since last release

• No issues known at 1.5 release resolved in 1.6 release

#### 11.7.3 Known Issues

• DTB creation not supported when building on a Windows host. This step in the build process is skipped when running on a Windows host. Known issue from 1.5 version.

## 11.8 Version 1.5

#### 11.8.1 New features

- Added new firmware support to enable RAS (Reliability, Availability, and Serviceability) functionality.
  - Secure Partition Manager (SPM): A Secure Partition is a software execution environment instantiated in S-EL0 that can be used to implement simple management and security services. The SPM is the firmware component that is responsible for managing a Secure Partition.
  - SDEI dispatcher: Support for interrupt-based SDEI events and all interfaces as defined by the SDEI specification v1.0, see SDEI Specification
  - Exception Handling Framework (EHF): Framework that allows dispatching of EL3 interrupts to their registered handlers which are registered based on their priorities. Facilitates firmware-first error handling policy where asynchronous exceptions may be routed to EL3.
    - Integrated the TSPD with EHF.
- Updated PSCI support:
  - Implemented PSCI v1.1 optional features *MEM\_PROTECT* and *SYSTEM\_RESET*2. The supported PSCI version was updated to v1.1.
  - Improved PSCI STAT timestamp collection, including moving accounting for retention states to be inside the locks and fixing handling of wrap-around when calculating residency in AArch32 execution state.

11.8. Version 1.5 547

 Added optional handler for early suspend that executes when suspending to a power-down state and with data caches enabled.

This may provide a performance improvement on platforms where it is safe to perform some or all of the platform actions from *pwr\_domain\_suspend* with the data caches enabled.

• Enabled build option, BL2\_AT\_EL3, for BL2 to allow execution at EL3 without any dependency on TF BL1.

This allows platforms which already have a non-TF Boot ROM to directly load and execute BL2 and subsequent BL stages without need for BL1. This was not previously possible because BL2 executes at S-EL1 and cannot jump straight to EL3.

- Implemented support for SMCCC v1.1, including SMCCC\_VERSION and SMCCC\_ARCH\_FEATURES.
  - Additionally, added support for *SMCCC\_VERSION* in PSCI features to enable discovery of the SMCCC version via PSCI feature call.
- Added Dynamic Configuration framework which enables each of the boot loader stages to be dynamically configured at runtime if required by the platform. The boot loader stage may optionally specify a firmware configuration file and/or hardware configuration file that can then be shared with the next boot loader stage.

Introduced a new BL handover interface that essentially allows passing of 4 arguments between the different BL stages.

Updated cert\_create and fip\_tool to support the dynamic configuration files. The COT also updated to support these new files.

- Code hygiene changes and alignment with MISRA guideline:
  - Fix use of undefined macros.
  - Achieved compliance with Mandatory MISRA coding rules.
  - Achieved compliance for following Required MISRA rules for the default build configurations on FVP and Juno platforms: 7.3, 8.3, 8.4, 8.5 and 8.8.
- Added support for Armv8.2-A architectural features:
  - Updated translation table set-up to set the CnP (Common not Private) bit for secure page tables so that
    multiple PEs in the same Inner Shareable domain can use the same translation table entries for a given
    stage of translation in a particular translation regime.
  - Extended the supported values of ID\_AA64MMFR0\_EL1.PARange to include the 52-bit Physical Address range.
  - Added support for the Scalable Vector Extension to allow Normal world software to access SVE functionality but disable access to SVE, SIMD and floating point functionality from the Secure world in order to prevent corruption of the Z-registers.
- Added support for Armv8.4-A architectural feature Activity Monitor Unit (AMU) extensions.

In addition to the v8.4 architectural extension, AMU support on Cortex-A75 was implemented.

• Enhanced OP-TEE support to enable use of pageable OP-TEE image. The Arm standard platforms are updated to load up to 3 images for OP-TEE; header, pager image and paged image.

The chain of trust is extended to support the additional images.

- Enhancements to the translation table library:
  - Introduced APIs to get and set the memory attributes of a region.
  - Added support to manage both privilege levels in translation regimes that describe translations for 2 Exception levels, specifically the EL1&0 translation regime, and extended the memory map region attributes to include specifying Non-privileged access.

- Added support to specify the granularity of the mappings of each region, for instance a 2MB region can be specified to be mapped with 4KB page tables instead of a 2MB block.
- Disabled the higher VA range to avoid unpredictable behaviour if there is an attempt to access addresses in the higher VA range.
- Added helpers for Device and Normal memory MAIR encodings that align with the Arm Architecture Reference Manual for Armv8-A (Arm DDI0487B.b).
- Code hygiene including fixing type length and signedness of constants, refactoring of function to enable
  the MMU, removing all instances where the virtual address space is hardcoded and added comments that
  document alignment needed between memory attributes and attributes specified in TCR\_ELx.

## • Updated GIC support:

- Introduce new APIs for GICv2 and GICv3 that provide the capability to specify interrupt properties rather
  than list of interrupt numbers alone. The Arm platforms and other upstream platforms are migrated to use
  interrupt properties.
- Added helpers to save / restore the GICv3 context, specifically the Distributor and Redistributor contexts and architectural parts of the ITS power management. The Distributor and Redistributor helpers also support the implementation-defined part of GIC-500 and GIC-600.

Updated the Arm FVP platform to save / restore the GICv3 context on system suspend / resume as an example of how to use the helpers.

Introduced a new TZC secured DDR carve-out for use by Arm platforms for storing EL3 runtime data such as the GICv3 register context.

- Added support for Armv7-A architecture via build option ARM\_ARCH\_MAJOR=7. This includes following features:
  - Updates GICv2 driver to manage GICv1 with security extensions.
  - Software implementation for 32bit division.
  - Enabled use of generic timer for platforms that do not set ARM\_CORTEX\_Ax=yes.
  - Support for Armv7-A Virtualization extensions [DDI0406C\_C].
  - Support for both Armv7-A platforms that only have 32-bit addressing and Armv7-A platforms that support large page addressing.
  - Included support for following Armv7 CPUs: Cortex-A12, Cortex-A17, Cortex-A7, Cortex-A5, Cortex-A9, Cortex-A15.
  - Added support in QEMU for Armv7-A/Cortex-A15.
- Enhancements to Firmware Update feature:
  - Updated the FWU documentation to describe the additional images needed for Firmware update, and how
    they are used for both the Juno platform and the Arm FVP platforms.
- Enhancements to Trusted Board Boot feature:
  - Added support to cert\_create tool for RSA PKCS1# v1.5 and SHA384, SHA512 and SHA256.
  - For Arm platforms added support to use ECDSA keys.
  - Enhanced the mbed TLS wrapper layer to include support for both RSA and ECDSA to enable runtime selection between RSA and ECDSA keys.
- Added support for secure interrupt handling in AArch32 sp\_min, hardcoded to only handle FIQs.
- Added support to allow a platform to load images from multiple boot sources, for example from a second flash drive.

11.8. Version 1.5 549

- Added a logging framework that allows platforms to reduce the logging level at runtime and additionally the
  prefix string can be defined by the platform.
- Further improvements to register initialisation:
  - Control register PMCR\_EL0 / PMCR is set to prohibit cycle counting in the secure world. This register is added to the list of registers that are saved and restored during world switch.
  - When EL3 is running in AArch32 execution state, the Non-secure version of SCTLR is explicitly initialised during the warmboot flow rather than relying on the hardware to set the correct reset values.
- Enhanced support for Arm platforms:
  - Introduced driver for Shared-Data-Structure (SDS) framework which is used for communication between SCP and the AP CPU, replacing Boot-Over\_MHU (BOM) protocol.

The Juno platform is migrated to use SDS with the SCMI support added in v1.3 and is set as default.

The driver can be found in the plat/arm/css/drivers folder.

- Improved memory usage by only mapping TSP memory region when the TSPD has been included in the build. This reduces the memory footprint and avoids unnecessary memory being mapped.
- Updated support for multi-threading CPUs for FVP platforms always check the MT field in MPDIR and access the bit fields accordingly.
- Support building for platforms that model DynamIQ configuration by implementing all CPUs in a single cluster.
- Improved nor flash driver, for instance clearing status registers before sending commands. Driver can be found plat/arm/board/common folder.
- Enhancements to QEMU platform:
  - Added support for TBB.
  - Added support for using OP-TEE pageable image.
  - Added support for LOAD\_IMAGE\_V2.
  - Migrated to use translation table library v2 by default.
  - Added support for SEPARATE\_CODE\_AND\_RODATA.
- Applied workarounds CVE-2017-5715 on Arm Cortex-A57, -A72, -A73 and -A75, and for Armv7-A CPUs Cortex-A9, -A15 and -A17.
- Applied errata workaround for Arm Cortex-A57: 859972.
- Applied errata workaround for Arm Cortex-A72: 859971.
- Added support for Poplar 96Board platform.
- Added support for Raspberry Pi 3 platform.
- Added Call Frame Information (CFI) assembler directives to the vector entries which enables debuggers to display the backtrace of functions that triggered a synchronous abort.
- Added ability to build dtb.
- Added support for pre-tool (cert\_create and fiptool) image processing enabling compression of the image files before processing by cert\_create and fiptool.

This can reduce fip size and may also speed up loading of images. The image verification will also get faster because certificates are generated based on compressed images.

Imported zlib 1.2.11 to implement gunzip() for data compression.

- Enhancements to fiptool:
  - Enabled the fiptool to be built using Visual Studio.
  - Added padding bytes at the end of the last image in the fip to be facilitate transfer by DMA.

#### 11.8.2 Issues resolved since last release

- TF-A can be built with optimisations disabled (-O0).
- Memory layout updated to enable Trusted Board Boot on Juno platform when running TF-A in AArch32 execution mode (resolving tf-issue#501).

### 11.8.3 Known Issues

• DTB creation not supported when building on a Windows host. This step in the build process is skipped when running on a Windows host.

## 11.9 Version 1.4

#### 11.9.1 New features

• Enabled support for platforms with hardware assisted coherency.

A new build option HW\_ASSISTED\_COHERENCY allows platforms to take advantage of the following optimisations:

- Skip performing cache maintenance during power-up and power-down.
- Use spin-locks instead of bakery locks.
- Enable data caches early on warm-booted CPUs.
- Added support for Cortex-A75 and Cortex-A55 processors.

Both Cortex-A75 and Cortex-A55 processors use the Arm DynamIQ Shared Unit (DSU). The power-down and power-up sequences are therefore mostly managed in hardware, reducing complexity of the software operations.

• Introduced Arm GIC-600 driver.

Arm GIC-600 IP complies with Arm GICv3 architecture. For FVP platforms, the GIC-600 driver is chosen when FVP\_USE\_GIC\_DRIVER is set to FVP\_GIC600.

- Updated GICv3 support:
  - Introduced power management APIs for GICv3 Redistributor. These APIs allow platforms to power down
    the Redistributor during CPU power on/off. Requires the GICv3 implementations to have power management operations.

Implemented the power management APIs for FVP.

- GIC driver data is flushed by the primary CPU so that secondary CPU do not read stale GIC data.
- Added support for Arm System Control and Management Interface v1.0 (SCMI).

The SCMI driver implements the power domain management and system power management protocol of the SCMI specification (Arm DEN 0056ASCMI) for communicating with any compliant power controller.

Support is added for the Juno platform. The driver can be found in the plat/arm/css/drivers folder.

11.9. Version 1.4 551

- Added support to enable pre-integration of TBB with the Arm TrustZone CryptoCell product, to take advantage
  of its hardware Root of Trust and crypto acceleration services.
- Enabled Statistical Profiling Extensions for lower ELs.

The firmware support is limited to the use of SPE in the Non-secure state and accesses to the SPE specific registers from S-EL1 will trap to EL3.

The SPE are architecturally specified for AArch64 only.

- Code hygiene changes aligned with MISRA guidelines:
  - Fixed signed / unsigned comparison warnings in the translation table library.
  - Added U(\_x) macro and together with the existing ULL(\_x) macro fixed some of the signed-ness defects flagged by the MISRA scanner.
- Enhancements to Firmware Update feature:
  - The FWU logic now checks for overlapping images to prevent execution of unauthenticated arbitrary code.
  - Introduced new FWU\_SMC\_IMAGE\_RESET SMC that changes the image loading state machine to go
    from COPYING, COPIED or AUTHENTICATED states to RESET state. Previously, this was only possible when the authentication of an image failed or when the execution of the image finished.
  - Fixed integer overflow which addressed TFV-1: Malformed Firmware Update SMC can result in copy of unexpectedly large data into secure memory.
- Introduced support for Arm Compiler 6 and LLVM (clang).

TF-A can now also be built with the Arm Compiler 6 or the clang compilers. The assembler and linker must be provided by the GNU toolchain.

Tested with Arm CC 6.7 and clang 3.9.x and 4.0.x.

- Memory footprint improvements:
  - Introduced tf\_snprintf, a reduced version of snprintf which has support for a limited set of formats.

The mbedtls driver is updated to optionally use *tf\_snprintf* instead of *snprintf*.

- The assert() is updated to no longer print the function name, and additional logging options are supported via an optional platform define PLAT\_LOG\_LEVEL\_ASSERT, which controls how verbose the assert output is.
- Enhancements to TF-A support when running in AArch32 execution state:
  - Support booting SP\_MIN and BL33 in AArch32 execution mode on Juno. Due to hardware limitations, BL1 and BL2 boot in AArch64 state and there is additional trampoline code to warm reset into SP\_MIN in AArch32 execution state.
  - Added support for Arm Cortex-A53/57/72 MPCore processors including the errata workarounds that are already implemented for AArch64 execution state.
  - For FVP platforms, added AArch32 Trusted Board Boot support, including the Firmware Update feature.
- Introduced Arm SiP service for use by Arm standard platforms.
  - Added new Arm SiP Service SMCs to enable the Non-secure world to read PMF timestamps.
     Added PMF instrumentation points in TF-A in order to quantify the overall time spent in the PSCI software implementation.
  - Added new Arm SiP service SMC to switch execution state.

This allows the lower exception level to change its execution state from AArch64 to AArch32, or vice verse, via a request to EL3.

• Migrated to use SPDX[0] license identifiers to make software license auditing simpler.

Note: Files that have been imported by FreeBSD have not been modified.

#### [0]: https://spdx.org/

- Enhancements to the translation table library:
  - Added version 2 of translation table library that allows different translation tables to be modified by using
    different 'contexts'. Version 1 of the translation table library only allows the current EL's translation tables
    to be modified.

Version 2 of the translation table also added support for dynamic regions; regions that can be added and removed dynamically whilst the MMU is enabled. Static regions can only be added or removed before the MMU is enabled.

The dynamic mapping functionality is enabled or disabled when compiling by setting the build option PLAT\_XLAT\_TABLES\_DYNAMIC to 1 or 0. This can be done per-image.

 Added support for translation regimes with two virtual address spaces such as the one shared by EL1 and EL0.

The library does not support initializing translation tables for EL0 software.

- Added support to mark the translation tables as non-cacheable using an additional build option XLAT\_TABLE\_NC.
- Added support for GCC stack protection. A new build option ENABLE\_STACK\_PROTECTOR was introduced that enables compilation of all BL images with one of the GCC -fstack-protector-\* options.

A new platform function plat\_get\_stack\_protector\_canary() was introduced that returns a value used to initialize the canary for stack corruption detection. For increased effectiveness of protection platforms must provide an implementation that returns a random value.

- Enhanced support for Arm platforms:
  - Added support for multi-threading CPUs, indicated by MT field in MPDIR. A new build flag ARM\_PLAT\_MT is added, and when enabled, the functions accessing MPIDR assume that the MT bit is set for the platform and access the bit fields accordingly.

Also, a new API *plat\_arm\_get\_cpu\_pe\_count* is added when *ARM\_PLAT\_MT* is enabled, returning the Processing Element count within the physical CPU corresponding to *mpidr*.

- The Arm platforms migrated to use version 2 of the translation tables.
- Introduced a new Arm platform layer API plat\_arm\_psci\_override\_pm\_ops which allows Arm platforms to modify plat arm psci pm ops and therefore dynamically define PSCI capability.
- The Arm platforms migrated to use IMAGE\_LOAD\_V2 by default.
- Enhanced reporting of errata workaround status with the following policy:
  - If an errata workaround is enabled:
    - \* If it applies (i.e. the CPU is affected by the errata), an INFO message is printed, confirming that the errata workaround has been applied.
    - \* If it does not apply, a VERBOSE message is printed, confirming that the errata workaround has been skipped.
  - If an errata workaround is not enabled, but would have applied had it been, a WARN message is printed, alerting that errata workaround is missing.

11.9. Version 1.4 553

- Added build options ARM\_ARCH\_MAJOR and ARM\_ARM\_MINOR to choose the architecture version to target TF-A.
- Updated the spin lock implementation to use the more efficient CAS (Compare And Swap) instruction when available. This instruction was introduced in Armv8.1-A.
- Applied errata workaround for Arm Cortex-A53: 855873.
- Applied errata workaround for Arm-Cortex-A57: 813419.
- Enabled all A53 and A57 errata workarounds for Juno, both in AArch64 and AArch32 execution states.
- Added support for Socionext UniPhier SoC platform.
- Added support for Hikey 960 and Hikey platforms.
- Added support for Rockchip RK3328 platform.
- Added support for NVidia Tegra T186 platform.
- · Added support for Designware emmc driver.
- Imported libfdt v1.4.2 that addresses buffer overflow in fdt\_offset\_ptr().
- Enhanced the CPU operations framework to allow power handlers to be registered on per-level basis. This enables support for future CPUs that have multiple threads which might need powering down individually.
- Updated register initialisation to prevent unexpected behaviour:
  - Debug registers MDCR-EL3/SDCR and MDCR\_EL2/HDCR are initialised to avoid unexpected traps into
    the higher exception levels and disable secure self-hosted debug. Additionally, secure privileged external
    debug on Juno is disabled by programming the appropriate Juno SoC registers.
  - EL2 and EL3 configurable controls are initialised to avoid unexpected traps in the higher exception levels.
  - Essential control registers are fully initialised on EL3 start-up, when initialising the non-secure and secure
    context structures and when preparing to leave EL3 for a lower EL. This gives better alignment with the
    Arm ARM which states that software must initialise RES0 and RES1 fields with 0 / 1.
- Enhanced PSCI support:
  - Introduced new platform interfaces that decouple PSCI stat residency calculation from PMF, enabling platforms to use alternative methods of capturing timestamps.
  - PSCI stat accounting performed for retention/standby states when requested at multiple power levels.
- Simplified fiptool to have a single linked list of image descriptors.
- For the TSP, resolved corruption of pre-empted secure context by aborting any pre-empted SMC during PSCI power management requests.

## 11.9.2 Issues resolved since last release

- TF-A can be built with the latest mbed TLS version (v2.4.2). The earlier version 2.3.0 cannot be used due to build warnings that the TF-A build system interprets as errors.
- TBBR, including the Firmware Update feature is now supported on FVP platforms when running TF-A in AArch32 state.
- The version of the AEMv8 Base FVP used in this release has resolved the issue of the model executing a reset instead of terminating in response to a shutdown request using the PSCI SYSTEM\_OFF API.

## 11.9.3 Known Issues

- Building TF-A with compiler optimisations disabled (-O0) fails.
- Trusted Board Boot currently does not work on Juno when running Trusted Firmware in AArch32 execution state
  due to error when loading the sp\_min to memory because of lack of free space available. See tf-issue#501 for
  more details.
- The errata workaround for A53 errata 843419 is only available from binutils 2.26 and is not present in GCC4.9.
   If this errata is applicable to the platform, please use GCC compiler version of at least 5.0. See PR#1002 for more details.

## 11.10 Version 1.3

#### 11.10.1 New features

• Added support for running TF-A in AArch32 execution state.

The PSCI library has been refactored to allow integration with **EL3 Runtime Software**. This is software that is executing at the highest secure privilege which is EL3 in AArch64 or Secure SVC/Monitor mode in AArch32. See *PSCI Library Integration guide for Armv8-A AArch32 systems*.

Included is a minimal AArch32 Secure Payload, **SP-MIN**, that illustrates the usage and integration of the PSCI library with EL3 Runtime Software running in AArch32 state.

Booting to the BL1/BL2 images as well as booting straight to the Secure Payload is supported.

Improvements to the initialization framework for the PSCI service and Arm Standard Services in general.

The PSCI service is now initialized as part of Arm Standard Service initialization. This consolidates the initializations of any Arm Standard Service that may be added in the future.

A new function get\_arm\_std\_svc\_args() is introduced to get arguments corresponding to each standard service and must be implemented by the EL3 Runtime Software.

For PSCI, a new versioned structure psci\_lib\_args\_t is introduced to initialize the PSCI Library. **Note** this is a compatibility break due to the change in the prototype of psci\_setup().

• To support AArch32 builds of BL1 and BL2, implemented a new, alternative firmware image loading mechanism that adds flexibility.

The current mechanism has a hard-coded set of images and execution order (BL31, BL32, etc). The new mechanism is data-driven by a list of image descriptors provided by the platform code.

Arm platforms have been updated to support the new loading mechanism.

The new mechanism is enabled by a build flag (LOAD\_IMAGE\_V2) which is currently off by default for the AArch64 build.

Note TRUSTED\_BOARD\_BOOT is currently not supported when LOAD\_IMAGE\_V2 is enabled.

• Updated requirements for making contributions to TF-A.

Commits now must have a 'Signed-off-by:' field to certify that the contribution has been made under the terms of the Developer Certificate of Origin.

A signed CLA is no longer required.

The Contributor's Guide has been updated to reflect this change.

11.10. Version 1.3 555

- Introduced Performance Measurement Framework (PMF) which provides support for capturing, storing, dumping and retrieving time-stamps to measure the execution time of critical paths in the firmware. This relies on defining fixed sample points at key places in the code.
- To support the QEMU platform port, imported libfdt v1.4.1 from https://git.kernel.org/pub/scm/utils/dtc/dtc.git
- Updated PSCI support:
  - Added support for PSCI NODE\_HW\_STATE API for Arm platforms.
  - New optional platform hook, pwr\_domain\_pwr\_down\_wfi(), in plat\_psci\_ops to enable platforms to perform platform-specific actions needed to enter powerdown, including the 'wfi' invocation.
  - PSCI STAT residency and count functions have been added on Arm platforms by using PMF.
- Enhancements to the translation table library:
  - Limited memory mapping support for region overlaps to only allow regions to overlap that are identity
    mapped or have the same virtual to physical address offset, and overlap completely but must not cover the
    same area.
    - This limitation will enable future enhancements without having to support complex edge cases that may not be necessary.
  - The initial translation lookup level is now inferred from the virtual address space size. Previously, it was hard-coded.
  - Added support for mapping Normal, Inner Non-cacheable, Outer Non-cacheable memory in the translation table library.
    - This can be useful to map a non-cacheable memory region, such as a DMA buffer.
  - Introduced the MT\_EXECUTE/MT\_EXECUTE\_NEVER memory mapping attributes to specify the access permissions for instruction execution of a memory region.
- Enabled support to isolate code and read-only data on separate memory pages, allowing independent access control to be applied to each.
- Enabled SCR\_EL3.SIF (Secure Instruction Fetch) bit in BL1 and BL31 common architectural setup code, preventing fetching instructions from non-secure memory when in secure state.
- Enhancements to FIP support:
  - Replaced fip\_create with fiptool which provides a more consistent and intuitive interface as well as additional support to remove an image from a FIP file.
  - Enabled printing the SHA256 digest with info command, allowing quick verification of an image within a FIP without having to extract the image and running sha256sum on it.
  - Added support for unpacking the contents of an existing FIP file into the working directory.
  - Aligned command line options for specifying images to use same naming convention as specified by TBBR and already used in cert\_create tool.
- Refactored the TZC-400 driver to also support memory controllers that integrate TZC functionality, for example Arm CoreLink DMC-500. Also added DMC-500 specific support.
- Implemented generic delay timer based on the system generic counter and migrated all platforms to use it.
- Enhanced support for Arm platforms:
  - Updated image loading support to make SCP images (SCP\_BL2 and SCP\_BL2U) optional.
  - Enhanced topology description support to allow multi-cluster topology definitions.

- Added interconnect abstraction layer to help platform ports select the right interconnect driver, CCI or CCN, for the platform.
- Added support to allow loading BL31 in the TZC-secured DRAM instead of the default secure SRAM.
- Added support to use a System Security Control (SSC) Registers Unit enabling TF-A to be compiled to support multiple Arm platforms and then select one at runtime.
- Restricted mapping of Trusted ROM in BL1 to what is actually needed by BL1 rather than entire Trusted ROM region.
- Flash is now mapped as execute-never by default. This increases security by restricting the executable region to what is strictly needed.
- Applied following erratum workarounds for Cortex-A57: 833471, 826977, 829520, 828024 and 826974.
- Added support for Mediatek MT6795 platform.
- Added support for QEMU virtualization Armv8-A target.
- Added support for Rockchip RK3368 and RK3399 platforms.
- Added support for Xilinx Zynq UltraScale+ MPSoC platform.
- Added support for Arm Cortex-A73 MPCore Processor.
- Added support for Arm Cortex-A72 processor.
- Added support for Arm Cortex-A35 processor.
- Added support for Arm Cortex-A32 MPCore Processor.
- Enabled preloaded BL33 alternative boot flow, in which BL2 does not load BL33 from non-volatile storage and BL31 hands execution over to a preloaded BL33. The User Guide has been updated with an example of how to use this option with a bootwrapped kernel.
- Added support to build TF-A on a Windows-based host machine.
- Updated Trusted Board Boot prototype implementation:
  - Enabled the ability for a production ROM with TBBR enabled to boot test software before a real ROTPK is deployed (e.g. manufacturing mode). Added support to use ROTPK in certificate without verifying against the platform value when ROTPK\_NOT\_DEPLOYED bit is set.
  - Added support for non-volatile counter authentication to the Authentication Module to protect against roll-back.
- Updated GICv3 support:
  - Enabled processor power-down and automatic power-on using GICv3.
  - Enabled G1S or G0 interrupts to be configured independently.
  - Changed FVP default interrupt driver to be the GICv3-only driver. **Note** the default build of TF-A will not be able to boot Linux kernel with GICv2 FDT blob.
  - Enabled wake-up from CPU\_SUSPEND to stand-by by temporarily re-routing interrupts and then restoring after resume.

11.10. Version 1.3 557

## 11.10.2 Issues resolved since last release

#### 11.10.3 Known issues

- The version of the AEMv8 Base FVP used in this release resets the model instead of terminating its execution in response to a shutdown request using the PSCI SYSTEM\_OFF API. This issue will be fixed in a future version of the model.
- Building TF-A with compiler optimisations disabled (-00) fails.
- TF-A cannot be built with mbed TLS version v2.3.0 due to build warnings that the TF-A build system interprets
  as errors.
- TBBR is not currently supported when running TF-A in AArch32 state.

## 11.11 Version 1.2

#### 11.11.1 New features

• The Trusted Board Boot implementation on Arm platforms now conforms to the mandatory requirements of the TBBR specification.

In particular, the boot process is now guarded by a Trusted Watchdog, which will reset the system in case of an authentication or loading error. On Arm platforms, a secure instance of Arm SP805 is used as the Trusted Watchdog.

Also, a firmware update process has been implemented. It enables authenticated firmware to update firmware images from external interfaces to SoC Non-Volatile memories. This feature functions even when the current firmware in the system is corrupt or missing; it therefore may be used as a recovery mode.

- Improvements have been made to the Certificate Generation Tool (cert\_create) as follows.
  - Added support for the Firmware Update process by extending the Chain of Trust definition in the tool to include the Firmware Update certificate and the required extensions.
  - Introduced a new API that allows one to specify command line options in the Chain of Trust description.
     This makes the declaration of the tool's arguments more flexible and easier to extend.
  - The tool has been reworked to follow a data driven approach, which makes it easier to maintain and extend.
- Extended the FIP tool (fip\_create) to support the new set of images involved in the Firmware Update process.
- Various memory footprint improvements. In particular:
  - The bakery lock structure for coherent memory has been optimised.
  - The mbed TLS SHA1 functions are not needed, as SHA256 is used to generate the certificate signature.
     Therefore, they have been compiled out, reducing the memory footprint of BL1 and BL2 by approximately 6 KB
  - On Arm development platforms, each BL stage now individually defines the number of regions that it needs to map in the MMU.
- Added the following new design documents:
  - Authentication Framework & Chain of Trust
  - Firmware Update (FWU)
  - CPU Reset

#### - PSCI Power Domain Tree Structure

- Applied the new image terminology to the code base and documentation, as described in the *Image Terminology* document.
- The build system has been reworked to improve readability and facilitate adding future extensions.
- On Arm standard platforms, BL31 uses the boot console during cold boot but switches to the runtime console
  for any later logs at runtime. The TSP uses the runtime console for all output.
- Implemented a basic NOR flash driver for Arm platforms. It programs the device using CFI (Common Flash Interface) standard commands.
- Implemented support for booting EL3 payloads on Arm platforms, which reduces the complexity of developing EL3 baremetal code by doing essential baremetal initialization.
- Provided separate drivers for GICv3 and GICv2. These expect the entire software stack to use either GICv2 or GICv3; hybrid GIC software systems are no longer supported and the legacy Arm GIC driver has been deprecated.
- Added support for Juno r1 and r2. A single set of Juno TF-A binaries can run on Juno r0, r1 and r2 boards. Note that this TF-A version depends on a Linaro release that does *not* contain Juno r2 support.
- Added support for MediaTek mt8173 platform.
- Implemented a generic driver for Arm CCN IP.
- Major rework of the PSCI implementation.
  - Added framework to handle composite power states.
  - Decoupled the notions of affinity instances (which describes the hierarchical arrangement of cores) and of power domain topology, instead of assuming a one-to-one mapping.
  - Better alignment with version 1.0 of the PSCI specification.
- Added support for the SYSTEM\_SUSPEND PSCI API on Arm platforms. When invoked on the last running core on a supported platform, this puts the system into a low power mode with memory retention.
- Unified the reset handling code as much as possible across BL stages. Also introduced some build options to enable optimization of the reset path on platforms that support it.
- · Added a simple delay timer API, as well as an SP804 timer driver, which is enabled on FVP.
- Added support for NVidia Tegra T210 and T132 SoCs.
- Reorganised Arm platforms ports to greatly improve code shareability and facilitate the reuse of some of this
  code by other platforms.
- Added support for Arm Cortex-A72 processor in the CPU specific framework.
- Provided better error handling. Platform ports can now define their own error handling, for example to perform platform specific bookkeeping or post-error actions.
- Implemented a unified driver for Arm Cache Coherent Interconnects used for both CCI-400 & CCI-500 IPs. Arm
  platforms ports have been migrated to this common driver. The standalone CCI-400 driver has been deprecated.

11.11. Version 1.2 559

## 11.11.2 Issues resolved since last release

- The Trusted Board Boot implementation has been redesigned to provide greater modularity and scalability. See the *Authentication Framework & Chain of Trust* document. All missing mandatory features are now implemented.
- The FVP and Juno ports may now use the hash of the ROTPK stored in the Trusted Key Storage registers to verify the ROTPK. Alternatively, a development public key hash embedded in the BL1 and BL2 binaries might be used instead. The location of the ROTPK is chosen at build-time using the ARM\_ROTPK\_LOCATION build option.
- GICv3 is now fully supported and stable.

## 11.11.3 Known issues

- The version of the AEMv8 Base FVP used in this release resets the model instead of terminating its execution in response to a shutdown request using the PSCI SYSTEM\_OFF API. This issue will be fixed in a future version of the model.
- While this version has low on-chip RAM requirements, there are further RAM usage enhancements that could be made.
- The upstream documentation could be improved for structural consistency, clarity and completeness. In particular, the design documentation is incomplete for PSCI, the TSP(D) and the Juno platform.
- Building TF-A with compiler optimisations disabled (-00) fails.

## 11.12 Version 1.1

## 11.12.1 New features

- A prototype implementation of Trusted Board Boot has been added. Boot loader images are verified by BL1 and BL2 during the cold boot path. BL1 and BL2 use the PolarSSL SSL library to verify certificates and images. The OpenSSL library is used to create the X.509 certificates. Support has been added to fip\_create tool to package the certificates in a FIP.
- Support for calling CPU and platform specific reset handlers upon entry into BL3-1 during the cold and warm boot paths has been added. This happens after another Boot ROM reset\_handler() has already run. This enables a developer to perform additional actions or undo actions already performed during the first call of the reset handlers e.g. apply additional errata workarounds.
- Support has been added to demonstrate routing of IRQs to EL3 instead of S-EL1 when execution is in secure world.
- The PSCI implementation now conforms to version 1.0 of the PSCI specification. All the mandatory APIs and selected optional APIs are supported. In particular, support for the PSCI\_FEATURES API has been added. A capability variable is constructed during initialization by examining the plat\_pm\_ops and spd\_pm\_ops exported by the platform and the Secure Payload Dispatcher. This is used by the PSCI FEATURES function to determine which PSCI APIs are supported by the platform.
- Improvements have been made to the PSCI code as follows.
  - The code has been refactored to remove redundant parameters from internal functions.
  - Changes have been made to the code for PSCI CPU\_SUSPEND, CPU\_ON and CPU\_OFF calls to facilitate an
    early return to the caller in case a failure condition is detected. For example, a PSCI CPU\_SUSPEND call
    returns SUCCESS to the caller if a pending interrupt is detected early in the code path.

- Optional platform APIs have been added to validate the power\_state and entrypoint parameters early in PSCI CPU\_ON and CPU\_SUSPEND code paths.
- PSCI migrate APIs have been reworked to invoke the SPD hook to determine the type of Trusted OS and the CPU it is resident on (if applicable). Also, during a PSCI MIGRATE call, the SPD hook to migrate the Trusted OS is invoked.
- It is now possible to build TF-A without marking at least an extra page of memory as coherent. The build flag USE\_COHERENT\_MEM can be used to choose between the two implementations. This has been made possible through these changes.
  - An implementation of Bakery locks, where the locks are not allocated in coherent memory has been added.
  - Memory which was previously marked as coherent is now kept coherent through the use of software cache
    maintenance operations.

Approximately, 4K worth of memory is saved for each boot loader stage when USE\_COHERENT\_MEM=0. Enabling this option increases the latencies associated with acquire and release of locks. It also requires changes to the platform ports.

- It is now possible to specify the name of the FIP at build time by defining the FIP\_NAME variable.
- Issues with dependencies on the 'fiptool' makefile target have been rectified. The fip\_create tool is now rebuilt whenever its source files change.
- The BL3-1 runtime console is now also used as the crash console. The crash console is changed to SoC UARTO (UART2) from the previous FPGA UART0 (UART0) on Juno. In FVP, it is changed from UART0 to UART1.
- CPU errata workarounds are applied only when the revision and part number match. This behaviour has been made consistent across the debug and release builds. The debug build additionally prints a warning if a mismatch is detected.
- It is now possible to issue cache maintenance operations by set/way for a particular level of data cache. Levels 1-3 are currently supported.
- The following improvements have been made to the FVP port.
  - The build option FVP\_SHARED\_DATA\_LOCATION which allowed relocation of shared data into the Trusted DRAM has been deprecated. Shared data is now always located at the base of Trusted SRAM.
  - BL2 Translation tables have been updated to map only the region of DRAM which is accessible to normal
    world. This is the region of the 2GB DDR-DRAM memory at 0x80000000 excluding the top 16MB. The
    top 16MB is accessible to only the secure world.
  - BL3-2 can now reside in the top 16MB of DRAM which is accessible only to the secure world. This can
    be done by setting the build flag FVP\_TSP\_RAM\_LOCATION to the value dram.
- Separate translation tables are created for each boot loader image. The IMAGE\_BLx build options are used to do this. This allows each stage to create mappings only for areas in the memory map that it needs.
- A Secure Payload Dispatcher (OPTEED) for the OP-TEE Trusted OS has been added. Details of using it with TF-A can be found in *OP-TEE Dispatcher*

11.12. Version 1.1 561

## 11.12.2 Issues resolved since last release

- The Juno port has been aligned with the FVP port as follows.
  - Support for reclaiming all BL1 RW memory and BL2 memory by overlaying the BL3-1/BL3-2 NOBITS sections on top of them has been added to the Juno port.
  - The top 16MB of the 2GB DDR-DRAM memory at 0x80000000 is configured using the TZC-400 controller to be accessible only to the secure world.
  - The Arm GIC driver is used to configure the GIC-400 instead of using a GIC driver private to the Juno port.
  - PSCI CPU\_SUSPEND calls that target a standby state are now supported.
  - The TZC-400 driver is used to configure the controller instead of direct accesses to the registers.
- The Linux kernel version referred to in the user guide has DVFS and HMP support enabled.
- DS-5 v5.19 did not detect Version 5.8 of the Cortex-A57-A53 Base FVPs in CADI server mode. This issue is not seen with DS-5 v5.20 and Version 6.2 of the Cortex-A57-A53 Base FVPs.

#### 11.12.3 Known issues

- The Trusted Board Boot implementation is a prototype. There are issues with the modularity and scalability of
  the design. Support for a Trusted Watchdog, firmware update mechanism, recovery images and Trusted debug is
  absent. These issues will be addressed in future releases.
- The FVP and Juno ports do not use the hash of the ROTPK stored in the Trusted Key Storage registers to verify the ROTPK in the plat\_match\_rotpk() function. This prevents the correct establishment of the Chain of Trust at the first step in the Trusted Board Boot process.
- The version of the AEMv8 Base FVP used in this release resets the model instead of terminating its execution in response to a shutdown request using the PSCI SYSTEM\_OFF API. This issue will be fixed in a future version of the model.
- GICv3 support is experimental. There are known issues with GICv3 initialization in the TF-A.
- While this version greatly reduces the on-chip RAM requirements, there are further RAM usage enhancements that could be made.
- The firmware design documentation for the Test Secure-EL1 Payload (TSP) and its dispatcher (TSPD) is incomplete. Similarly for the PSCI section.
- The Juno-specific firmware design documentation is incomplete.

## 11.13 Version 1.0

#### 11.13.1 New features

- It is now possible to map higher physical addresses using non-flat virtual to physical address mappings in the MMU setup.
- Wider use is now made of the per-CPU data cache in BL3-1 to store:
  - Pointers to the non-secure and secure security state contexts.
  - A pointer to the CPU-specific operations.
  - A pointer to PSCI specific information (for example the current power state).

- A crash reporting buffer.
- The following RAM usage improvements result in a BL3-1 RAM usage reduction from 96KB to 56KB (for FVP with TSPD), and a total RAM usage reduction across all images from 208KB to 88KB, compared to the previous release.
  - Removed the separate early\_exception vectors from BL3-1 (2KB code size saving).
  - Removed NSRAM from the FVP memory map, allowing the removal of one (4KB) translation table.
  - Eliminated the internal psci\_suspend\_context array, saving 2KB.
  - Correctly dimensioned the PSCI aff\_map\_node array, saving 1.5KB in the FVP port.
  - Removed calling CPU mpidr from the bakery lock API, saving 160 bytes.
  - Removed current CPU mpidr from PSCI common code, saving 160 bytes.
  - Inlined the mmio accessor functions, saving 360 bytes.
  - Fully reclaimed all BL1 RW memory and BL2 memory on the FVP port by overlaying the BL3-1/BL3-2 NOBITS sections on top of these at runtime.
  - Made storing the FP register context optional, saving 0.5KB per context (8KB on the FVP port, with TSPD enabled and running on 8 CPUs).
  - Implemented a leaner tf\_printf() function, allowing the stack to be greatly reduced.
  - Removed coherent stacks from the codebase. Stacks allocated in normal memory are now used before and after the MMU is enabled. This saves 768 bytes per CPU in BL3-1.
  - Reworked the crash reporting in BL3-1 to use less stack.
  - Optimized the EL3 register state stored in the cpu\_context structure so that registers that do not change during normal execution are re-initialized each time during cold/warm boot, rather than restored from memory. This saves about 1.2KB.
  - As a result of some of the above, reduced the runtime stack size in all BL images. For BL3-1, this saves 1KB per CPU.
- PSCI SMC handler improvements to correctly handle calls from secure states and from AArch32.
- CPU contexts are now initialized from the entry\_point\_info. BL3-1 fully determines the exception level to use for the non-trusted firmware (BL3-3) based on the SPSR value provided by the BL2 platform code (or otherwise provided to BL3-1). This allows platform code to directly run non-trusted firmware payloads at either EL2 or EL1 without requiring an EL2 stub or OS loader.
- Code refactoring improvements:
  - Refactored fvp\_config into a common platform header.
  - Refactored the fvp gic code to be a generic driver that no longer has an explicit dependency on platform code.
  - Refactored the CCI-400 driver to not have dependency on platform code.
  - Simplified the IO driver so it's no longer necessary to call io\_init() and moved all the IO storage framework code to one place.
  - Simplified the interface the TZC-400 driver.
  - Clarified the platform porting interface to the TSP.
  - Reworked the TSPD setup code to support the alternate BL3-2 initialization flow where BL3-1 generic code hands control to BL3-2, rather than expecting the TSPD to hand control directly to BL3-2.
  - Considerable rework to PSCI generic code to support CPU specific operations.

11.13. Version 1.0 563

- Improved console log output, by:
  - Adding the concept of debug log levels.
  - Rationalizing the existing debug messages and adding new ones.
  - Printing out the version of each BL stage at runtime.
  - Adding support for printing console output from assembler code, including when a crash occurs before the C runtime is initialized.
- Moved up to the latest versions of the FVPs, toolchain, EDK2, kernel, Linaro file system and DS-5.
- On the FVP port, made the use of the Trusted DRAM region optional at build time (off by default). Normal platforms will not have such a "ready-to-use" DRAM area so it is not a good example to use it.
- Added support for PSCI SYSTEM\_OFF and SYSTEM\_RESET APIs.
- Added support for CPU specific reset sequences, power down sequences and register dumping during crash reporting. The CPU specific reset sequences include support for errata workarounds.
- Merged the Juno port into the master branch. Added support for CPU hotplug and CPU idle. Updated the user guide to describe how to build and run on the Juno platform.

#### 11.13.2 Issues resolved since last release

- Removed the concept of top/bottom image loading. The image loader now automatically detects the position of
  the image inside the current memory layout and updates the layout to minimize fragmentation. This resolves the
  image loader limitations of previously releases. There are currently no plans to support dynamic image loading.
- CPU idle now works on the publicized version of the Foundation FVP.
- All known issues relating to the compiler version used have now been resolved. This TF-A version uses Linaro toolchain 14.07 (based on GCC 4.9).

#### 11.13.3 Known issues

- GICv3 support is experimental. The Linux kernel patches to support this are not widely available. There are known issues with GICv3 initialization in the TF-A.
- While this version greatly reduces the on-chip RAM requirements, there are further RAM usage enhancements that could be made.
- The firmware design documentation for the Test Secure-EL1 Payload (TSP) and its dispatcher (TSPD) is incomplete. Similarly for the PSCI section.
- The Juno-specific firmware design documentation is incomplete.
- Some recent enhancements to the FVP port have not yet been translated into the Juno port. These will be tracked via the tf-issues project.
- The Linux kernel version referred to in the user guide has DVFS and HMP support disabled due to some known instabilities at the time of this release. A future kernel version will re-enable these features.
- DS-5 v5.19 does not detect Version 5.8 of the Cortex-A57-A53 Base FVPs in CADI server mode. This is because the <SimName> reported by the FVP in this version has changed. For example, for the Cortex-A57x4-A53x4 Base FVP, the <SimName> reported by the FVP is FVP\_Base\_Cortex\_A57x4\_A53x4, while DS-5 expects it to be FVP\_Base\_A57x4\_A53x4.

The temporary fix to this problem is to change the name of the FVP in sw/debugger/configdb/Boards/ARM FVP/Base\_A57x4\_A53x4/cadi\_config.xml. Change the following line:

<SimName>System Generator:FVP\_Base\_A57x4\_A53x4</SimName>

to System Generator:FVP\_Base\_Cortex-A57x4\_A53x4

A similar change can be made to the other Cortex-A57-A53 Base FVP variants.

## 11.14 Version 0.4

## 11.14.1 New features

- Makefile improvements:
  - Improved dependency checking when building.
  - Removed dump target (build now always produces dump files).
  - Enabled platform ports to optionally make use of parts of the Trusted Firmware (e.g. BL3-1 only), rather than being forced to use all parts. Also made the fip target optional.
  - Specified the full path to source files and removed use of the vpath keyword.
- Provided translation table library code for potential re-use by platforms other than the FVPs.
- Moved architectural timer setup to platform-specific code.
- Added standby state support to PSCI cpu\_suspend implementation.
- SRAM usage improvements:
  - Started using the -ffunction-sections, -fdata-sections and --gc-sections compiler/linker options to remove unused code and data from the images. Previously, all common functions were being built into all binary images, whether or not they were actually used.
  - Placed all assembler functions in their own section to allow more unused functions to be removed from images.
  - Updated BL1 and BL2 to use a single coherent stack each, rather than one per CPU.
  - Changed variables that were unnecessarily declared and initialized as non-const (i.e. in the .data section) so they are either uninitialized (zero init) or const.
- Moved the Test Secure-EL1 Payload (BL3-2) to execute in Trusted SRAM by default. The option for it to run in Trusted DRAM remains.
- Implemented a TrustZone Address Space Controller (TZC-400) driver. A default configuration is provided for the Base FVPs. This means the model parameter -C bp.secure\_memory=1 is now supported.
- Started saving the PSCI cpu\_suspend 'power\_state' parameter prior to suspending a CPU. This allows platforms that implement multiple power-down states at the same affinity level to identify a specific state.
- Refactored the entire codebase to reduce the amount of nesting in header files and to make the use of system/user includes more consistent. Also split platform.h to separate out the platform porting declarations from the required platform porting definitions and the definitions/declarations specific to the platform port.
- Optimized the data cache clean/invalidate operations.
- Improved the BL3-1 unhandled exception handling and reporting. Unhandled exceptions now result in a dump of registers to the console.
- Major rework to the handover interface between BL stages, in particular the interface to BL3-1. The interface now conforms to a specification and is more future proof.

11.14. Version 0.4 565

- Added support for optionally making the BL3-1 entrypoint a reset handler (instead of BL1). This allows platforms with an alternative image loading architecture to re-use BL3-1 with fewer modifications to generic code.
- Reserved some DDR DRAM for secure use on FVP platforms to avoid future compatibility problems with nonsecure software.
- Added support for secure interrupts targeting the Secure-EL1 Payload (SP) (using GICv2 routing only). Demonstrated this working by adding an interrupt target and supporting test code to the TSP. Also demonstrated non-secure interrupt handling during TSP processing.

#### 11.14.2 Issues resolved since last release

- Now support use of the model parameter -C bp.secure\_memory=1 in the Base FVPs (see New features).
- Support for secure world interrupt handling now available (see **New features**).
- Made enough SRAM savings (see New features) to enable the Test Secure-EL1 Payload (BL3-2) to execute in Trusted SRAM by default.
- The tested filesystem used for this release (Linaro AArch64 OpenEmbedded 14.04) now correctly reports progress in the console.
- Improved the Makefile structure to make it easier to separate out parts of the TF-A for re-use in platform ports. Also, improved target dependency checking.

## 11.14.3 Known issues

- GICv3 support is experimental. The Linux kernel patches to support this are not widely available. There are known issues with GICv3 initialization in the TF-A.
- Dynamic image loading is not available yet. The current image loader implementation (used to load BL2 and all subsequent images) has some limitations. Changing BL2 or BL3-1 load addresses in certain ways can lead to loading errors, even if the images should theoretically fit in memory.
- TF-A still uses too much on-chip Trusted SRAM. A number of RAM usage enhancements have been identified to rectify this situation.
- CPU idle does not work on the advertised version of the Foundation FVP. Some FVP fixes are required that are not available externally at the time of writing. This can be worked around by disabling CPU idle in the Linux kernel.
- Various bugs in TF-A, UEFI and the Linux kernel have been observed when using Linaro toolchain versions later than 13.11. Although most of these have been fixed, some remain at the time of writing. These mainly seem to relate to a subtle change in the way the compiler converts between 64-bit and 32-bit values (e.g. during casting operations), which reveals previously hidden bugs in client code.
- The firmware design documentation for the Test Secure-EL1 Payload (TSP) and its dispatcher (TSPD) is incomplete. Similarly for the PSCI section.

## 11.15 Version 0.3

#### 11.15.1 New features

• Support for Foundation FVP Version 2.0 added. The documented UEFI configuration disables some devices that are unavailable in the Foundation FVP, including MMC and CLCD. The resultant UEFI binary can be used on the AEMv8 and Cortex-A57-A53 Base FVPs, as well as the Foundation FVP.

**Note:** The software will not work on Version 1.0 of the Foundation FVP.

- Enabled third party contributions. Added a new contributing.md containing instructions for how to contribute and updated copyright text in all files to acknowledge contributors.
- The PSCI CPU\_SUSPEND API has been stabilised to the extent where it can be used for entry into power down states with the following restrictions:
  - Entry into standby states is not supported.
  - The API is only supported on the AEMv8 and Cortex-A57-A53 Base FVPs.
- The PSCI AFFINITY\_INFO api has undergone limited testing on the Base FVPs to allow experimental use.
- Required C library and runtime header files are now included locally in TF-A instead of depending on the toolchain standard include paths. The local implementation has been cleaned up and reduced in scope.
- Added I/O abstraction framework, primarily to allow generic code to load images in a platform-independent way.
   The existing image loading code has been reworked to use the new framework. Semi-hosting and NOR flash I/O drivers are provided.
- Introduced Firmware Image Package (FIP) handling code and tools. A FIP combines multiple firmware images with a Table of Contents (ToC) into a single binary image. The new FIP driver is another type of I/O driver. The Makefile builds a FIP by default and the FVP platform code expect to load a FIP from NOR flash, although some support for image loading using semi- hosting is retained.

Note: Building a FIP by default is a non-backwards-compatible change.

**Note:** Generic BL2 code now loads a BL3-3 (non-trusted firmware) image into DRAM instead of expecting this to be pre-loaded at known location. This is also a non-backwards-compatible change.

**Note:** Some non-trusted firmware (e.g. UEFI) will need to be rebuilt so that it knows the new location to execute from and no longer needs to copy particular code modules to DRAM itself.

- Reworked BL2 to BL3-1 handover interface. A new composite structure (bl31\_args) holds the superset of information that needs to be passed from BL2 to BL3-1, including information on how handover execution control to BL3-2 (if present) and BL3-3 (non-trusted firmware).
- Added library support for CPU context management, allowing the saving and restoring of
  - Shared system registers between Secure-EL1 and EL1.
  - VFP registers.
  - Essential EL3 system registers.

11.15. Version 0.3 567

- Added a framework for implementing EL3 runtime services. Reworked the PSCI implementation to be one such runtime service.
- Reworked the exception handling logic, making use of both SP\_EL0 and SP\_EL3 stack pointers for determining
  the type of exception, managing general purpose and system register context on exception entry/exit, and handling
  SMCs. SMCs are directed to the correct EL3 runtime service.
- Added support for a Test Secure-EL1 Payload (TSP) and a corresponding Dispatcher (TSPD), which is loaded
  as an EL3 runtime service. The TSPD implements Secure Monitor functionality such as world switching and
  EL1 context management, and is responsible for communication with the TSP.

Note: The TSPD does not yet contain support for secure world interrupts.

Note: The TSP/TSPD is not built by default.

#### 11.15.2 Issues resolved since last release

- Support has been added for switching context between secure and normal worlds in EL3.
- PSCI API calls AFFINITY\_INFO & PSCI\_VERSION have now been tested (to a limited extent).
- The TF-A build artifacts are now placed in the ./build directory and sub-directories instead of being placed in the root of the project.
- TF-A is now free from build warnings. Build warnings are now treated as errors.
- TF-A now provides C library support locally within the project to maintain compatibility between toolchains/systems.
- The PSCI locking code has been reworked so it no longer takes locks in an incorrect sequence.
- The RAM-disk method of loading a Linux file-system has been confirmed to work with the TF-A and Linux kernel version (based on version 3.13) used in this release, for both Foundation and Base FVPs.

#### 11.15.3 Known issues

The following is a list of issues which are expected to be fixed in the future releases of TF-A.

- The TrustZone Address Space Controller (TZC-400) is not being programmed yet. Use of model parameter -C bp.secure\_memory=1 is not supported.
- No support yet for secure world interrupt handling.
- GICv3 support is experimental. The Linux kernel patches to support this are not widely available. There are known issues with GICv3 initialization in TF-A.
- Dynamic image loading is not available yet. The current image loader implementation (used to load BL2 and all subsequent images) has some limitations. Changing BL2 or BL3-1 load addresses in certain ways can lead to loading errors, even if the images should theoretically fit in memory.
- TF-A uses too much on-chip Trusted SRAM. Currently the Test Secure-EL1 Payload (BL3-2) executes in Trusted DRAM since there is not enough SRAM. A number of RAM usage enhancements have been identified to rectify this situation.
- CPU idle does not work on the advertised version of the Foundation FVP. Some FVP fixes are required that are not available externally at the time of writing.

- Various bugs in TF-A, UEFI and the Linux kernel have been observed when using Linaro toolchain versions later than 13.11. Although most of these have been fixed, some remain at the time of writing. These mainly seem to relate to a subtle change in the way the compiler converts between 64-bit and 32-bit values (e.g. during casting operations), which reveals previously hidden bugs in client code.
- The tested filesystem used for this release (Linaro AArch64 OpenEmbedded 14.01) does not report progress correctly in the console. It only seems to produce error output, not standard output. It otherwise appears to function correctly. Other filesystem versions on the same software stack do not exhibit the problem.
- The Makefile structure doesn't make it easy to separate out parts of the TF-A for re-use in platform ports, for example if only BL3-1 is required in a platform port. Also, dependency checking in the Makefile is flawed.
- The firmware design documentation for the Test Secure-EL1 Payload (TSP) and its dispatcher (TSPD) is incomplete. Similarly for the PSCI section.

## 11.16 Version 0.2

#### 11.16.1 New features

- First source release.
- Code for the PSCI suspend feature is supplied, although this is not enabled by default since there are known issues (see below).

## 11.16.2 Issues resolved since last release

 The "psci" nodes in the FDTs provided in this release now fully comply with the recommendations made in the PSCI specification.

#### 11.16.3 Known issues

The following is a list of issues which are expected to be fixed in the future releases of TF-A.

- The TrustZone Address Space Controller (TZC-400) is not being programmed yet. Use of model parameter -C bp.secure\_memory=1 is not supported.
- No support yet for secure world interrupt handling or for switching context between secure and normal worlds in EL3.
- GICv3 support is experimental. The Linux kernel patches to support this are not widely available. There are known issues with GICv3 initialization in TF-A.
- Dynamic image loading is not available yet. The current image loader implementation (used to load BL2 and all subsequent images) has some limitations. Changing BL2 or BL3-1 load addresses in certain ways can lead to loading errors, even if the images should theoretically fit in memory.
- Although support for PSCI CPU\_SUSPEND is present, it is not yet stable and ready for use.
- PSCI API calls AFFINITY\_INFO & PSCI\_VERSION are implemented but have not been tested.
- The TF-A make files result in all build artifacts being placed in the root of the project. These should be placed in appropriate sub-directories.
- The compilation of TF-A is not free from compilation warnings. Some of these warnings have not been investigated yet so they could mask real bugs.

11.16. Version 0.2 569

#### **Trusted Firmware-A**

- TF-A currently uses toolchain/system include files like stdio.h. It should provide versions of these within the project to maintain compatibility between toolchains/systems.
- The PSCI code takes some locks in an incorrect sequence. This may cause problems with suspend and hotplug in certain conditions.
- The Linux kernel used in this release is based on version 3.12-rc4. Using this kernel with the TF-A fails to start the file-system as a RAM-disk. It fails to execute user-space init from the RAM-disk. As an alternative, the VirtioBlock mechanism can be used to provide a file-system to the kernel.

Copyright (c) 2013-2020, Arm Limited and Contributors. All rights reserved.

#### **CHAPTER**

## **TWELVE**

## **GLOSSARY**

This glossary provides definitions for terms and abbreviations used in the TF-A documentation.

You can find additional definitions in the Arm Glossary.

AArch32 32-bit execution state of the ARMv8 ISA

AArch64 64-bit execution state of the ARMv8 ISA

**API** Application Programming Interface

AT Address Translation

**BTI** Branch Target Identification. An Armv8.5 extension providing additional control flow integrity around indirect branches and their targets.

CoT

COT Chain of Trust

CSS Compute Sub-System

**CVE** Common Vulnerabilities and Exposures. A CVE document is commonly used to describe a publicly-known security vulnerability.

**DS-5** Arm Development Studio 5

DSU DynamIQ Shared Unit

DT Device Tree

**DTB** Device Tree Blob

EHF Exception Handling Framework

**EL** Exception Level

FCONF Firmware Configuration Framework

FDT Flattened Device Tree

**FFA** Firmware Framework for A-class processors

FIP Firmware Image Package

FVP Fixed Virtual Platform

FWU FirmWare Update

GIC Generic Interrupt Controller

ISA Instruction Set Architecture

**Linaro** A collaborative engineering organization consolidating and optimizing open source software and tools for the Arm architecture.

MMU Memory Management Unit

MPAM Memory Partitioning And Monitoring. An optional Armv8.4 extension.

**MPIDR** Multiprocessor Affinity Register

MTE Memory Tagging Extension. An optional Armv8.5 extension that enables hardware-assisted memory tagging.

**OEN** Owning Entity Number

**OP-TEE** Open Portable Trusted Execution Environment. An example of a *TEE* 

**OTE** Open-source Trusted Execution Environment

**PAUTH** Pointer Authentication. An optional extension introduced in Armv8.3.

PDD Platform Design Document

PMF Performance Measurement Framework

**PSA** Platform Security Architecture

**PSCI** Power State Coordination Interface

**RAS** Reliability, Availability, and Serviceability extensions. A mandatory extension for the Armv8.2 architecture and later. An optional extension to the base Armv8 architecture.

**ROT** Root of Trust

SCMI System Control and Management Interface

SCP System Control Processor

SDEI Software Delegated Exception Interface

SDS Shared Data Storage

SEA Synchronous External Abort

SiP

SIP Silicon Provider

**SMC** Secure Monitor Call

SMCCC SMC Calling Convention

SoC System on Chip

SP Secure Partition

**SPD** Secure Payload Dispatcher

SPM Secure Partition Manager

**SSBS** Speculative Store Bypass Safe. Introduced in Armv8.5, this configuration bit can be set by software to allow or prevent the hardware from performing speculative operations.

SVE Scalable Vector Extension

**TBB** Trusted Board Boot

**TBBR** Trusted Board Boot Requirements

TEE Trusted Execution Environment

TF-A Trusted Firmware-A

**TF-M** Trusted Firmware-M

TLB Translation Lookaside Buffer

TLK Trusted Little Kernel. A Trusted OS from NVIDIA.

TRNG True Randon Number Generator (hardware based)

TSP Test Secure Payload

**TZC** TrustZone Controller

UBSAN Undefined Behavior Sanitizer

**UEFI** Unified Extensible Firmware Interface

WDOG Watchdog

**XLAT** Translation (abbr.). For example, "XLAT table".

**CHAPTER** 

## **THIRTEEN**

## **LICENSE**

The software is provided under a BSD-3-Clause license (below). Contributions to this project are accepted under the same license with developer sign-off as described in the *Contributor's Guide*.

Copyright (c) [XXXX-]YYYY, <OWNER>. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions **and** the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of Arm nor the names of its contributors may be used to endorse **or** promote products derived **from this** software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

## 13.1 SPDX Identifiers

Individual files contain the following tag instead of the full license text.

SPDX-License-Identifier: BSD-3-Clause

This enables machine processing of license information based on the SPDX License Identifiers that are here available: http://spdx.org/licenses/

# 13.2 Other Projects

This project contains code from other projects as listed below. The original license text is included in those source files.

- The libc source code is derived from FreeBSD and SCC. FreeBSD uses various BSD licenses, including BSD-3-Clause and BSD-2-Clause. The SCC code is used under the BSD-3-Clause license with the author's permission.
- The libfdt source code is disjunctively dual licensed (GPL-2.0+ OR BSD-2-Clause). It is used by this project under the terms of the BSD-2-Clause license. Any contributions to this code must be made under the terms of both licenses.
- The LLVM compiler-rt source code is disjunctively dual licensed (NCSA OR MIT). It is used by this project under the terms of the NCSA license (also known as the University of Illinois/NCSA Open Source License), which is a permissive license compatible with BSD-3-Clause. Any contributions to this code must be made under the terms of both licenses.
- The zlib source code is licensed under the Zlib license, which is a permissive license compatible with BSD-3-Clause.
- Some STMicroelectronics platform source code is disjunctively dual licensed (GPL-2.0+ OR BSD-3-Clause). It is used by this project under the terms of the BSD-3-Clause license. Any contributions to this code must be made under the terms of both licenses.
- Some source files originating from the Linux source tree, which are disjunctively dual licensed (GPL-2.0 OR MIT), are redistributed under the terms of the MIT license. These files are:
  - include/dt-bindings/interrupt-controller/arm-gic.h
  - include/dt-bindings/interrupt-controller/irq.h

See the original Linux MIT license.

Trusted Firmware-A (TF-A) provides a reference implementation of secure world software for Armv7-A and Armv8-A, including a Secure Monitor executing at Exception Level 3 (EL3). It implements various Arm interface standards, such as:

- The Power State Coordination Interface (PSCI)
- Trusted Board Boot Requirements CLIENT (TBBR-CLIENT)
- SMC Calling Convention
- System Control and Management Interface (SCMI)
- Software Delegated Exception Interface (SDEI)
- · PSA FW update specification

Where possible, the code is designed for reuse or porting to other Armv7-A and Armv8-A model and hardware platforms.

This release provides a suitable starting point for productization of secure world boot and runtime firmware, in either the AArch32 or AArch64 execution states.

Users are encouraged to do their own security validation, including penetration testing, on any secure world code derived from TF-A.

In collaboration with interested parties, we will continue to enhance *TF-A* with reference implementations of Arm standards to benefit developers working with Armv7-A and Armv8-A TrustZone technology.

**CHAPTER** 

## **FOURTEEN**

## **GETTING STARTED**

The *TF-A* documentation contains guidance for obtaining and building the software for existing, supported platforms, as well as supporting information for porting the software to a new platform.

The **About** chapter gives a high-level overview of *TF-A* features as well as some information on the project and how it is organized.

Refer to the documents in the **Getting Started** chapter for information about the prerequisites and requirements for building *TF-A*.

The **Processes & Policies** chapter explains the project's release schedule and process, how security disclosures are handled, and the guidelines for contributing to the project (including the coding style).

The **Components** chapter holds documents that explain specific components that make up the *TF-A* software, the *Exception Handling Framework*, for example.

In the **System Design** chapter you will find documents that explain the design of portions of the software that involve more than one component, such as the *Trusted Board Boot* process.

**Platform Ports** provides a list of the supported hardware and software-model platforms that are supported upstream in *TF-A*. Most of these platforms also have additional documentation that has been provided by the maintainers of the platform.

The results of any performance evaluations are added to the **Performance & Testing** chapter.

**Security Advisories** holds a list of documents relating to *CVE* entries that have previously been raised against the software.

Copyright (c) 2013-2021, Arm Limited and Contributors. All rights reserved.

# **INDEX**

A AArch32, 571 AArch64, 571 API, 571 AT, 571	MMU, 572 MPAM, 572 MPIDR, 572 MTE, 572
B BTI, 571 C	O OEN, 572 OP-TEE, 572 OTE, 572
COT, 571 CoT, 571 CSS, 571 CVE, 571	PAUTH, 572 PDD, 572 PMF, 572 PSA, 572
DS-5, 571 DSU, 571 DT, 571 DTB, 571	PSCI, 572 RAS, 572 ROT, 572
E EHF, 571 EL, 571	S SCMI, <b>572</b>
F FCONF, 571 FDT, 571 FFA, 571 FIP, 571 FVP, 571 FWU, 571	SCP, 572 SDEI, 572 SDS, 572 SEA, 572 SIP, 572 SiP, 572 SMC, 572 SMCCC, 572
G GIC, 571	SoC, 572 SP, 572 SPD, 572 SPM, 572
   ISA, 571	SSBS, <b>572</b> SVE, <b>572</b>
L Linaro, 572	T TBB, <b>572</b>

## **Trusted Firmware-A**

TBBR, 572 TEE, 572 TF-A, 572 TF-M, **573** TLB, 573 TLK, 573 TRNG, 573 TSP, **573** TZC, **573** U UBSAN, **573** UEFI, **573** W

WDOG, **573** 

# Χ

XLAT, 573

580 Index