# LECTURE 050 -ALL-DIGITAL PHASE LOCK LOOPS (ADPLLs) INTRODUCTION

#### Introduction

Objective:

Understand the operating principles and classification of ADPLLs.

Organization:




Fig. 030901-01

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-2

#### **Outline**


- Building Blocks of the ADPLL
- Examples of ADPLL Implementation
- ADPLL Design
- ADPLL System Simulation

#### BUILDING BLOCKS OF THE ADPLL

## What is an All Digital PLL?

- An ADPLL is a PLL implemented only by digital blocks
- The signal are digital (binary) and may be a single digital signal or a combination of parallel digital signals.

## **Block Diagram of an ADPLL**



#### Advantages:

- No off-chip components
- Insensitive to technology

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)


Page 050-4


#### **DIGITAL PHASE DETECTORS WITH A PARALLEL OUTPUT**

All of the phase detectors so far had only a 1-bit or analog output.

# Flip-flop Counter PD


This phase detector counts the number of high-frequency clock periods between the phase difference of  $v_1$  and  $v_2$ '.





# **Nyquist Rate Phase Detector**

Uses an analog-to-digital converter.




CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-6


# **Zero-Crossing Phase Detector**



#### **Hilbert Transform Phase Detector**

This phase detector uses the digital implementation of

$$\theta_e = \tan^{-1} \left[ \frac{\cos \omega_o t \cos(\omega_o t + \theta_e) + \sin \omega_o t \sin(\omega_o t + \theta_e)}{\cos \omega_o t \sin(\omega_o t + \theta_e) + \sin \omega_o t \cos(\omega_o t + \theta_e)} \right]$$




CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-8

#### **Hilbert Transform Phase Detector - Continued**


Waveforms:



## **Digital-Averaging Phase Detector**

Similar to the Hilbert transform but simpler.

 $\cos \theta_e$  and  $\sin \theta_e$  are implemented by averaging (integrating) the output signals of the multipliers over an appropriate period of time.



This phase detector includes a filter function defined by the impulse function of the averaging circuitry.

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)


Page 050-10

#### **LOOP FILTERS FOR THE ADPLL**

## **Categories**

- 1.) PD's not having a parallel digital output.
- 2.) PD's having a parallel digital output.

## **UP/DOWN Counter Loop Filter**



The counter is an *n*-bit parallel output signal which is the weighted sum of the UP and the DN pulses. This signal approximates the function,

$$H(s) = \frac{1}{sT_i}$$


where

 $T_i$  = integrator time constant

CMOS Phase Locked Loops

## K Counter Loop Filter (74xx297)

Works with EXOR or JK Flip-flop PDs.  $(f_{clock} = Mf_o)$ 



Lecture 050 - All-Digital Phase Lock Loops (ADPLLs) (09/01/03)


Page 050-12

© P.E. Allen - 2003

# N before M Loop Filter

# Block diagram:

CMOS Phase Locked Loops



# Operation:

The upper  $\div N$  counter will produce a carry pulse whenever more than N pulses of an ensemble of M pulses have been UP pulses.

The lower  $\div N$  counter will produce a borrow pulse whenever more than N pulses of an ensemble of M pulses have been DN pulses.

The performance of the filter is very nonlinear.

# **Digital Loop Filters with an N-bit Parallel Input Signal**

$$H(s) = \frac{O(s)}{I(s)}$$
 If  $I(s)$  is  $\mathcal{L}[\delta(t)]$ , then  $O(s) = H(s)I(s) = H(s) = \text{Impulse response}$ 

Convolution:

$$h^*(t) = T \sum_{n=0}^{\infty} h(n) \delta(t - nT)$$

Frequency Domain:

$$H^*(s) = T \sum_{n=0}^{\infty} h(n) e^{-nT}$$

*z*-Domain:

$$H(z) = H^*(s) \Big|_{z=e^{sT}} = T \sum_{n=0}^{\infty} h(n) z^{-n}$$

Infinite Impulse Response (IIR) Filters-

$$n \to \infty$$

Finite Impulse Response (FIR) Filters-

$$n = N$$


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)


Page 050-14

## **FIR Example**

N = 31, no windowing



N = 31, Hanning window




 $f/f_s$ 

Other windows: Hamming, Bartlett, Blackman, Kaiser, etc.

CMOS Phase Locked Loops

#### **DIGITAL CONTROLLED OSCILLATORS**

#### **÷** *N* Counter



The N-bit output signal of a digital loop filter is used to control the scaling factor N of the  $\div N$  counter.


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-16

#### **Increment-Decrement Counter**

Used with loop filters such as the *K* counter or *N* before *M* that output CARRY or BORROW pulses.




a.) No BORROW or CARRY pulses.

The toggle-FF switches on every positive edge of the ID clock if no CARRY or BORROW pulses are present.


b.) CARRY input applied when the toggle-FF is in the low state.

When the toggle-FF goes high on the next positive edge of the ID clock but stays low for the next two clock intervals, the IDout is advanced by one ID clock period.



#### **Increment-Decrement Counter – Continued**

c.) CARRY input applied when the toggle-FF is in the high state.




The toggle-FF is set low for the next two clock intervals.

Because the CARRY can only be processed when the toggle-FF is in the high-state, the maximum frequency of the IDout signal is reached when the toggle-FF follows the pattern of "high-low-low-high-low-low".

Therefore, the maximum IDout frequency =

2/3 ID clock frequency. This will limit the hold range of the ADPLL

d.) Application of a BORROW pulse.



A BORROW pulse causes the toggle-FF to be set high on the suceeding two positive edges of the ID clock.

This causes the next IDout pulse to be delayed by one ID clock period. The toggle-FF has the pattern of "low-high-high-low-high-high" which gives the min. IDout frequency = 1/3 ID clock frequency.

Basically, 1 CARRY pulse adds 1/2 cycle and 1 BORROW pulse removes 1/2 cycle.


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 - All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-18


# **Waveform Synthesizer DCO**

Probably more suitable for software implementation.



#### EXAMPLES OF ADPLL IMPLEMENTATION

## Example 1



#### Operation:

- 1.) Pulse forming circuit Downscales  $f_1$  by two to get  $v_1^*$ .  $v_1$  and  $v_1^*$  generate the clock for the loop filter. The negative-going edge of  $v_1^*$  generates a start pulse.
- 2.) Digital controlled oscillator The variable  $\div N$  counter is a down counter. Its content starts with the number N loaded in parallel from the loop filter. The clock,  $f_c$ , causes the counter to count down to 0. The content of the  $\div N$  counter at this time is called the terminal count (TC). The output pulse at TC reloads the content N in the  $\div N$  counter and starts the  $\div M$  counter counting up from 0. When the  $\div M$  counter reaches TC, a pulse is delivered at the output which is  $v_2$ .


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-20

# **Example 1 – Continued**

When the loop is locked,  $f_c = MNf_1$ . Note that the duration of the start pulse <  $1/f_c$ . Waveforms:




- Case 1 "Early": N is too small. 1.)  $\div M$  counter reaches TC before  $T_o$ .
- 2.)  $v_2$  causes the loop filter to increase N.
- 3.) This process continues until the  $\pm M$  counter reaches TC at the positive edge of  $v_1^*$ .

Case 2 – "Late": N is too large.

- 1.)  $\pm M$  counter reaches TC after  $T_o$ .
- 2.) Under this condition,  $v_2$  causes the loop filter to decrease N.
- 3.) This process continues until the  $\pm M$  counter reaches TC at the positive edge of  $v_1^*$ .

# Example 2

Uses the 74xx297



In lock, the average number of carry pulses and borrow pulses are equal and no cycles are added or deleted. If  $f_1$  increases, the output of the EXOR detector becomes asymmetrical in order to allow the K counter to produce more carry pulses than borrow pulses on average.

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)


Page 050-22

## Example 2 – EXOR PD, *M*=16, *K*=4, and *N*=8

**Assumptions:** 


- Loop is in lock
- Both counters count on the negative edges of the *K* clock
- The toggle flip-flop within the ID counter toggles on the positive edge of the ID clock
- All flip-flops of the ÷N counter count on the negative edge of the corresponding clock signal

Note that  $v_2$ ' has a 50% duty cycle which means that it has no ripple or phase jitter.



## Example 2 – EXOR PD, *M*=16, *K*=8, and *N*=8

Waveforms:



If  $K \neq M/4$ , phase jitter will occur. Duty factor,  $\delta$ , is  $0.5(1-1/N) < \delta < 0.5(1+1/N)$ 

 $\therefore$  maximum deviation is 1/N at the worst. Phase jitter can be eliminated.


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-24

# Example 2 – JK-Flip-flop PD, M=16, K=8, and N=8

Waveforms:



Because of the JK-Flip-Flop detector, phase jitter will exist regardless of the value of *K*.

Duty factor range:

$$0.5(1 - \frac{M}{2KN}) < \delta < 0.5(1 + \frac{M}{2KN})$$

For minimum ripple, choose

$$K = \frac{M}{2}$$

## "Overslept" Carries and Borrows

- If the ID clock frequency is too low, the ID counter is unable to process all the carries and borrows. This condition is called *overslept carries and borrows*.
- If a number of carries have to be processed in succession by the ID counter, the delay between any two carries,  $K/Mf_o$ , should be larger than 3 ID clock periods,  $1/2Nf_o$ .
- The condition for no overslept carries or borrows is given as,

$$\frac{K}{Mf_o} > \frac{3}{2Nf_o} \rightarrow N > \frac{3M}{2K}$$

$$\therefore N_{min} = \frac{3M}{2K}$$

Since M, K, and N are mostly integer powers of 2, the practical minimum is,

$$N_{practical} = \frac{2M}{K}$$


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 - All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-26

# Hold Range, $\Delta f_H$ , for the ADPLL

Assume that PD = EXOR,  $f_1 = 1.25f_o$ , M = 16, K = 4, and N = 8.



The maximum output frequency occurs when the *K* counter is counting up and is

$$f_{max} = \frac{f_o M}{K}$$

Because each carry applied to the ID counter causes 1/2 cycle to be added to the IDout signal, the output frequency of the ID counter increases by


$$\Delta f_{\text{IDout}} = \frac{f_o M}{2K}$$

Dividing by N gives  $\Delta y$ 

 $\Delta f_H = \frac{J_O N}{2KN}$ 

#### Frequency Domain Analysis of the ADPLL

Model for the ADPLL:



Transfer function of the *K*-counter:

$$K_{K}(s) = \frac{\theta_{carry}(s)}{\Delta_{K}(s)} = \frac{1}{s} \frac{\omega_{carry}}{\delta_{k}} = 2\pi \delta_{k} \frac{Mf_{o}}{sK}$$

$$\theta_{2}(s) = \frac{1}{N} \cdot \frac{1}{2} \cdot \frac{2\pi Mf_{o}}{sK} \cdot K_{d}[\theta_{1}(s) - \theta_{2}(s)] = \frac{K_{d}\pi Mf_{o}}{sNK} [\theta_{1}(s) - \theta_{2}(s)]$$

$$\theta_{2}(s) = \frac{\omega_{o}}{s} [\theta_{1}(s) - \theta_{2}(s)] \rightarrow \frac{\theta_{2}(s)}{\theta_{1}(s)} = H(s) = \frac{\omega_{o}}{s + \omega_{o}}$$

where

$$\omega_o = \frac{K_d \pi M f_o}{NK}$$
 or  $\tau = \frac{1}{\omega_o} = \frac{NK}{K_d \pi M f_o}$  Note:  $\tau(\text{EXOR}) = \frac{NK}{2M f_o}$  and  $\tau(\text{JK}) = \frac{NK}{M f_o}$ 


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 - All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-28

## Ripple (Phase Jitter) Reduction Techniques

A ripple cancellation scheme that uses the enable feature of the *K* counter is shown below.




DN/ $\overline{\text{UP}}$  is driven by  $Q_{n-1}$  whose frequency is twice  $v_2$ '.

EXOR drives the ENABLE of the K-counter


 $\therefore$   $v_1$  and  $v_2$ ' are nearly in phase when the ADPLL operates at its center frequency.

## **Ripple Reduction Techniques – Continued**

ADPLL operates at its center frequency:



The reference frequency > center frequency:



The average number of carries is reduced approximately by 2.

$$\therefore \Delta f_H = \frac{Mf_o}{2N(2K+1)}$$

If M = 2N and K >> 1, then

$$\Delta f_H = \frac{f_o}{2K}$$

CMOS Phase Locked Loops

© P.E. Allen - 2003


Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-30

#### **ADPLL DESIGN**

# **Designing an ADPLL FSK Decoder using the 74xx297**

FSK Decoder Diagram:



## ADPLL FSK Decoder Design - Continued

1.) Assume the FSK transmitter uses the frequencies of  $f_{11} = 2100$ Hz and  $f_{12} = 2700$ Hz.

Let 
$$f_0 = \sqrt{f_{11} f_{12}} \approx 2400 \text{Hz}$$

To ensure that both frequencies of the FSK transmitter are within the hold range of the ADPLL we specify that  $\Delta f_H = 600$ Hz.

- 2.) The PD has been selected as a JK Flip-flop.
- 3.) For minimum ripple let M = 2K.
- 4.) Select *N*.
  - a.) For the simplest circuit, let M = 2N.

If 
$$K = 4$$
, then  $\Delta f_H = \frac{Mf_o}{2NK} = \frac{f_o}{K} = \frac{2400}{4} = 600$ Hz

However, the 74xx297 requires that  $K \ge 8$ .

b.) Therefore, choose K = 8 which gives  $\underline{M} = 2K = 16$  and

$$\Delta f_H = \frac{2Kf_o}{2NK} = \frac{f_o}{N} \rightarrow \underline{N=4}$$

5.) To avoid overslept carries and borrows (this is not realized in this design),

$$N > N_{min} = \frac{3M}{2K} = \frac{3.16}{2.8} = 3$$
 Therefore,  $N = 4$  is okay.

6.) Settling time,  $\tau = \frac{2}{f_o} = \frac{2}{2400} = 0.833$ ms

CMOS Phase Locked Loops © P.E. Allen - 2003


Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-32

#### ADPLL SYSTEM SIMULATION

## Example 1 - Dynamic Performance of the ADPLL using an EXOR PD

K = 8, M = 32, N = 16 and  $\Delta f_H = 0.125 f_o$ . Frequency step,  $\Delta f$ , is 6kHz.




CMOS Phase Locked Loops

# **Example 1 – Continued**

$$\Delta f = 12 \text{ kHz}$$

$$\Delta f_H = 0.125 \text{x} 100 \text{kHz} = 12.5 \text{kHz}$$




Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-34

# **Example 1 – Continued**


$$\Delta f = 13 \text{ kHz} > \Delta f_H$$



CMOS Phase Locked Loops

# **Example 1 – Continued**






Lecture 050 - All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-36

# **Example 1 – Continued**






CMOS Phase Locked Loops

# Example 2 – Dynamic Performance of the ADPLL using a JK Flip-flop as the PD

K = 8, M = 16, N = 8 and  $\Delta f_H = 12.5 \text{ kHz}$  ( $\Delta f = 11 \text{ kHz}$  and  $f_o = 100 \text{ kHz}$ )




CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-38


# **Example 2 – Continued**

 $\Delta f = 12 \text{ kHz} \rightarrow \text{unlocked}$ 



## Example 3 – FSK Encoder Previously Designed

JK Flip-flop PD, M = 16, K = 8, and N = 4. ( $f_o = 2400$ Hz and  $\Delta f_H = 600$ Hz)



CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 050 – All-Digital Phase Lock Loops (ADPLLs) (09/01/03)

Page 050-40

#### **SUMMARY**

- The ADPLL is implemented entirely of digital circuits
- The digital PDs can have a parallel output or and UP and DOWN output
- Digital VCOs use borrow and carry operations to change the frequency
- Next, we will examine the design of PLLs and their measurements