# LECTURE 030 – LINEAR PHASE LOCK LOOPS (LPLLs) INTRODUCTION

### Introduction

Objective:

Understand the operating principles and classification of LPLLs.

Organization:




Fig. 030901-01

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)


Page 030-2

#### **Outline**

- LPLL Components
- Locked State
- Order of the LPLL System
- The Acquisition Process Unlocked State
- Noise in the LPLL
- LPLL System Design
- Simulation of LPLLs

#### LPLL COMPONENTS

### **Building Blocks of the LPLL**



 $v_1(t)$  = Input signal, generally sinusoidal

 $v_2(t)$  = VCO output signal, may be sinusoidal or square wave

 $v_d(t)$  = Phase detector output signal

 $v_f(t)$  = Loop filter output signal and controlling signal to the VCO

 $\omega_1$  = Frequency of the input signal

 $\omega_2$  = Frequency of the VCO

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-4

### **Loop Filters**

In the PLL, there are many high frequencies including noise that must be removed by the use of a low pass filter in order to achieve optimum performance.

Types of Loop Filters:

1.) Passive lag filter (lag-lead)

$$F(s) = \frac{1 + s\tau_2}{1 + s(\tau_1 + \tau_2)} \quad \text{where} \quad \tau_1 = R_1 C \text{ and } \tau_2 = R_2 C$$

$$\downarrow F(j\omega) | dB$$

$$\downarrow OdB$$

$$\downarrow OdB$$

$$\downarrow -20 \text{ dB/decade}$$

 $C \stackrel{\downarrow}{=} V_f$ 

Fig. 2.1-03

 $\frac{1}{\tau_1 + \tau_2} dB \qquad \frac{1}{\tau_1 + \tau_2} \qquad \frac{1}{\tau_2}$ 

Pole is at  $1/(\tau_1+\tau_2)$  and the zero at  $1/\tau_2$ .

- Since the pole is smaller than the zero, the filter is lag-lead
- Passive filters should have no amplitude nonlinearity

CMOS Phase Locked Loops


 $\log_{10}(\omega)$ 


### **Loop Filters - Continued**

### 2.) Active Lag filter

$$F(s) = K_a \frac{1 + s\tau_2}{1 + s\tau_1} \quad \text{where}$$

$$F(s) = K_a \frac{1 + s\tau_2}{1 + s\tau_1}$$
 where  $\tau_1 = R_1 C_1$ ,  $\tau_2 = R_2 C_2$  and  $K_a = -\frac{C_1}{C_2}$ 





- Easier to make lead-lag
- Can have gain (not necessarily desirable)
- Limited by the linearity and noise of the op amp

© P.E. Allen - 2003 CMOS Phase Locked Loops


Lecture 030 – Linear Phase Lock Loops (09/01/03)


Page 030-6

# **Loop Filters - Continued**

3.) Active Proportional-Integral (PI) Filter

$$F(s) = \frac{1 + s\tau_2}{s\tau_1} \text{ where } \tau_1 = R_1C \text{ and } \tau_2 = R_2C$$





- Has large open loop gain at low frequencies ⇒ Large hold range
- Limited by the linearity and noise of the op amp
- Gain limits at the op amp open loop gain

# Stability:

To keep the loop stable, it is important to pick the loop filter so that it does not introduce more than a 90° phase shift in the loop.

### **Phase Signals**

It is important to remember that frequency and phase are related as

$$\frac{d\theta}{dt} = \omega \qquad \rightarrow \qquad \theta = \int \omega \cdot dt$$

Transfer functions:

$$H(s) = \frac{V_2(s)}{V_1(s)}$$

where  $V_2(s)$  and  $V_1(s)$  are the Laplace transforms of  $v_2(t)$  and  $v_1(t)$ .

To examine phase signals, let us assume that,

$$v_1(t) = V_{10} \sin[\omega_1 t + \theta_1(t)]$$

and

$$v_2(t) = V_{20} \sin[\omega_2 t + \theta_2(t)]$$

For phase signals, the information is carried only in  $\theta(t)$ .

Next, we consider some simple phase signals that are used to excite a PLL.

CMOS Phase Locked Loops © P.E. Allen - 2003


Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-8

### **Phase Signals - Continued**

1.) A step phase shift which is an example of phase modulation.

$$\theta_1(t) = \Delta \Phi \ u(t)$$




2.) A step frequency change assuming that  $\omega_1(t) = \omega_0$  for t < 0. We may express  $v_1(t)$  as,

$$v_1(t) = V_{10} \sin[\omega_o t + \Delta \omega \cdot t]$$
$$= V_{10} \sin[\omega_o t + \theta_1(t)]$$

$$\therefore \quad \theta_1(t) = \Delta\omega \cdot t$$

(the phase becomes a ramp signal)




### **Phase Signals - Continued**

### 3.) Frequency ramp

$$\omega_1(t) = \omega_o + \Delta \dot{\omega} \cdot t$$

where  $\Delta \dot{\omega}$  is the rate of change of the angular frequency.

$$\therefore v_1(t) = V_{10} \sin \left[ \int_0^t (\omega_o + \Delta \dot{\omega} \tau) d\tau \right]$$
$$= V_{10} \sin \left[ \omega_o t + \Delta \dot{\omega} \frac{t^2}{2} \right]$$
$$\theta_1(t) = \Delta \dot{\omega} \frac{t^2}{2}$$



CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-10

#### LOCKED STATE OF THE LPLL

#### **Transfer Function of the Phase Detector**

Input sinusoidal and VCO sinusoidal:

$$v_1(t) = V_{10} \sin[\omega_1 t + \theta_1(t)]$$
 and  $v_2(t) = V_{20} \cos[\omega_2 t + \theta_2(t)]$ 

$$\therefore v_d(t) = v_1(t) \cdot v_2(t) = V_{10}V_{20} \sin[\omega_1 t + \theta_1(t)] \cos[\omega_2 t + \theta_2(t)]$$

$$= \frac{V_{10}V_{20}}{2} sin[\omega_1 t + \theta_1(t) - \omega_2 t - \theta_2(t)] - \frac{V_{10}V_{20}}{2} sin[\omega_1 t + \theta_1(t) + \omega_2 t + \theta_2(t)]$$

If the loop is locked, then  $\omega_1 = \omega_2$  and

$$v_d(t) = \frac{V_{10}V_{20}}{2} sin[\theta_1(t) - \theta_2(t)] - \frac{V_{10}V_{20}}{2} sin[2\omega_1 t + \theta_1(t) + \theta_2(t)]$$

Ignoring the high-frequency terms gives,

$$v_d(t) \approx \frac{V_{10}V_{20}}{2} \sin[\theta_1(t) - \theta_2(t)] = \frac{V_{10}V_{20}}{2} \sin\theta_e(t) = K_d \sin\theta_e(t) \approx K_d \; \theta_e(t)$$

if  $\theta_e(t)$  is small.

$$K_d$$
 = detector gain =  $\frac{V_{10}V_{20}}{2}$ 

$$\therefore \ v_d(t) \approx K_d \ \theta_e(t) \qquad \Rightarrow \qquad V_d(s) \approx K_d \ \Theta_e(s)$$

#### **Transfer Function of the Phase Detector - Continued**

Input signals when VCO output is a square wave:

$$v_1(t) = V_{10} \sin[\omega_1 t + \theta_1(t)]$$

$$v_2(t) = V_{20} \, sgn[\omega_2 t + \theta_2(t)] \, = V_{20} \Big[ \frac{4}{\pi} cos[\omega_2 t + \theta_2(t)] + \frac{4}{3\pi} cos[3\omega_2 t + \theta_2(t)] + \cdots \Big]$$

$$\therefore v_d(t) = v_1(t) \cdot v_2(t)$$

$$= V_{10}V_{20}\sin[\omega_1 t + \theta_1(t)] \left[ \frac{4}{\pi}\cos[\omega_2 t + \theta_2(t)] + \frac{4}{3\pi}\cos[3\omega_2 t + \theta_2(t)] + \cdots \right]$$

$$= \frac{4V_{10}V_{20}}{\pi} \left[ sin[\omega_1 t + \theta_1(t)]cos[\omega_2 t + \theta_2(t)] + \frac{1}{3}cos[\omega_2 t + \theta_2(t)]cos[3\omega_2 t + \theta_2(t)] + \cdots \right]$$

When the loop is locked,

$$\begin{aligned} v_d(t) &= \frac{2V_{10}V_{20}}{\pi} \left[ sin[\theta_1(t) - \theta_2(t)] + sin[2\omega_1 t + \theta_1(t) + \theta_2(t)] + \cdots \right] \\ &\approx \frac{2V_{10}V_{20}}{\pi} sin\theta_e(t) = K_d sin\theta_e(t) \quad \Rightarrow \quad v_d(t) \approx K_d \; \theta_e(t) \end{aligned}$$

where the detector gain is  $K_d = \frac{2V_{10}V_{20}}{\pi}$  (a little better than sinusoidal inputs only)

The transfer function is  $V_d(s) \approx K_d \Theta_e(s)$  or  $\frac{V_d(s)}{\Theta_e(s)} = K_d$ 

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-12

#### **VCO Transfer Function**

The angular frequency of the VCO was expressed as,

$$\omega_2(t) = \omega_o + \Delta \omega_2(t) = \omega_o + K_o v_f(t)$$

where  $K_o$  is the VCO gain in units of radians/sec or simply sec<sup>-1</sup>.


However, what we want is the phase of the VCO output.

$$\therefore \quad \theta_2(t) = \int \Delta \omega_2 \ dt = K_o \int v_f(t) dt$$

Taking the Laplace transform gives,

$$\Theta_2(s) = \mathcal{L}[\theta_2(t)] = \frac{K_o}{s} V_f(s)$$
  $\rightarrow$   $\frac{\Theta_2(s)}{V_f(s)} = \frac{K_o}{s}$ 

#### Linear Model of the LPLL



Phase transfer function:

$$H(s) = \frac{\Theta_2(s)}{\Theta_1(s)} = ?$$

$$\Theta_2(s) = \frac{K_o}{s} V_f(s) = \frac{K_o}{s} F(s) V_d(s) = \frac{K_o K_d}{s} F(s) \Theta_e(s) = \frac{K_o K_d}{s} F(s) [\Theta_1(s) - \Theta_2(s)]$$

$$s\Theta_2(s) = K_o K_d F(s) [\Theta_1(s) - \Theta_2(s)] \quad \Rightarrow \quad \Theta_2(s) [s + K_o K_d F(s)] = K_o K_d F(s) \Theta_1(s)$$

$$\therefore \quad H(s) = \frac{\Theta_2(s)}{\Theta_1(s)} = \frac{K_o K_d F(s)}{s + K_o K_d F(s)} \qquad \text{Also, } H_e(s) = 1 - H(s) = \frac{s}{s + K_o K_d F(s)}$$

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-14

© P.E. Allen - 2003

### **LPLL Transfer Function for Various Loop Filters**

1.) Passive lag filter.

$$F(s) = \frac{1 + s\tau_2}{1 + s(\tau_1 + \tau_2)} \qquad \Rightarrow \qquad H(s) = \frac{K_o K_d \left(\frac{1 + s\tau_2}{\tau_1 + \tau_2}\right)}{s^2 + s\left(\frac{1 + K_o K_d \tau_2}{\tau_1 + \tau_2}\right) + \frac{K_o K_d}{\tau_1 + \tau_2}}$$

2.) The active lag filter.

$$F(s) = K_a \frac{1 + s\tau_2}{1 + s\tau_1} \qquad \rightarrow \qquad H(s) = \frac{K_o K_d K_a \left(\frac{1 + s\tau_2}{\tau_1}\right)}{s^2 + s \left(\frac{1 + K_o K_d K_a \tau_2}{\tau_1}\right) + \frac{K_o K_d K_a}{\tau_1}}$$

3.) The active PI filter.

$$F(s) = \frac{1 + s\tau_2}{s\tau_1} \qquad \Rightarrow \qquad H(s) = \frac{K_o K_d \left(\frac{1 + s\tau_2}{\tau_1}\right)}{s^2 + s\left(\frac{K_o K_d \tau_2}{\tau_1}\right) + \frac{K_o K_d}{\tau_1 + \tau_2}}$$

#### **Normalized Form of the Transfer Functions**

The normalized form of the denominator of a second-order transfer function is

$$D(s) = s^2 + 2\xi \omega_n s + \omega_n^2$$

where  $\omega_n$  is the natural frequency and  $\zeta$  is the damping factor.

1.) Passive lag filter.

$$\omega_n = \sqrt{\frac{K_o K_d}{\tau_1 + \tau_2}}$$
 and  $\zeta = \frac{\omega_n}{2} \left( \tau_2 + \frac{1}{K_o K_d} \right)$ 

2.) Active lag filter.

$$\omega_n = \sqrt{\frac{K_o K_d K_a}{\tau_1}}$$
 and  $\zeta = \frac{\omega_n}{2} \left( \tau_2 + \frac{1}{K_o K_d K_a} \right)$ 

3.) Active PI filter.

$$\omega_n = \sqrt{\frac{K_o K_d}{\tau_1}}$$
 and  $\zeta = \frac{\omega_n \tau_2}{2}$ 

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-16

#### **Normalized Phase Functions**

1.) Passive lag filter.

$$H(s) = \frac{s\omega_n \left(2\zeta - \frac{\omega_n}{K_o K_d}\right) + \omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

2.) Active lag filter.

$$H(s) = \frac{s\omega_n \left(2\zeta - \frac{\omega_n}{K_o K_d K_a}\right) + \omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$


3.) Active PI filter.

$$H(s) = \frac{2s\xi\omega_n + \omega_n^2}{s^2 + 2\xi\omega_n s + \omega_n^2}$$

If  $K_dK_o >> \omega_n$  or  $K_dK_oK_a >> \omega_n$ , then all of the above transfer functions simplify to,

$$H(s) = \frac{2s\zeta\omega_n + \omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2} \quad \text{and} \quad H_e(s) = \frac{s^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

### Frequency Response of H(s)



CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-18

### **Phase Step Response**

Assume that 
$$\theta_1(t) = \Delta \Phi \cdot u(t)$$
  $\rightarrow$ 

 $\Theta_1(s) = \frac{\Delta \Phi}{s}$ 

Phase error:

$$\begin{split} \Theta_{e}(s) &= H_{e}(s) \, \frac{\Delta \Phi}{s} = \frac{\Delta \Phi s^{2}}{s(s^{2} + 2\zeta\omega_{n}s + \omega_{n}^{2})} \\ \theta_{e}(t) &= \mathcal{L}^{-1}[\Theta_{e}(s)] = \Delta \Phi \left( \cos\sqrt{1-\zeta^{2}}\omega_{n}t - \frac{\zeta}{\sqrt{1-\zeta^{2}}}\sin\sqrt{1-\zeta^{2}}\omega_{n}t \right) e^{-\zeta\omega_{n}t}, \ \zeta < 1 \\ &= \Delta \Phi (1-\omega_{n}t)e^{-\zeta\omega_{n}t}, \ \zeta = 1 \\ &= \Delta \Phi \left( \cosh\sqrt{\zeta^{2}-1}\omega_{n}t - \frac{\zeta}{\sqrt{\zeta^{2}-1}}\sinh\sqrt{1-\zeta^{2}-1}\omega_{n}t \right) e^{-\zeta\omega_{n}t}, \ \zeta > 1 \end{split}$$

Steady state error:

$$\theta_e(\infty) = \lim_{s \to 0} s\Theta_e(s) = 0$$

### **Frequency Step Response**

Assume that  $\omega_1(t) = \omega_0 + \Delta\omega \cdot u(t)$ 

However, 
$$\theta_1(t) = \Delta \omega \cdot t$$
  $\rightarrow$   $\Theta_1(s) = \frac{\Delta \omega}{s^2}$ 

Phase error:

$$\begin{split} \Theta_{e}(s) &= H_{e}(s) \, \frac{\Delta \omega}{s^{2}} = \frac{\Delta \omega s^{2}}{s^{2}(s^{2} + 2\zeta\omega_{n}s + \omega_{n}^{2})} = \frac{\Delta \omega}{s^{2} + 2\zeta\omega_{n}s + \omega_{n}^{2}} \\ \theta_{e}(t) &= \mathcal{L}^{-1}[\Theta_{e}(s)] = \frac{\Delta \omega}{\omega_{n}} \left( \frac{1}{\sqrt{1 - \zeta^{2}}} \sin\sqrt{1 - \zeta^{2}} \, \omega_{n}t \right) e^{-\zeta\omega_{n}t}, \quad \zeta < 1 \\ &= \frac{\Delta \omega}{\omega_{n}} \, \left( \omega_{n}t \right) e^{-\zeta\omega_{n}t}, \quad \zeta = 1 \\ &= \frac{\Delta \omega}{\omega_{n}} \left( \frac{1}{\sqrt{\zeta^{2} - 1}} \sinh\sqrt{1 - \zeta^{2} - 1} \, \omega_{n}t \right) e^{-\zeta\omega_{n}t}, \quad \zeta > 1 \end{split}$$

Steady state error:

$$\theta_e(\infty) = \lim_{s \to 0} s\Theta_e(s) = 0$$
 (high gain loops)  $\theta_e(\infty) = \frac{\Delta \omega}{K_d K_o F(0)}$  (low gain loops)

CMOS Phase Locked Loops © P.E. Allen - 2003


Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-20

### **Example 1 – Frequency Step Response**

A linear model of a PLL is shown. (a.) Solve for the closed-loop transfer function of  $\omega_{out}(s)/\omega_{in}(s)$ . Compare this transfer function with the following transfer function and identify , H,  $\omega_n$ , and  $\zeta$ .

$$\frac{\omega_{out}(s)}{\omega_{in}(s)} = \frac{H\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$



(b.) If  $\zeta < 1$ , the step response to  $\omega_{in}(t) = \Delta \omega \cdot \mu(t)$  is given as

$$\omega_{out}(t) = H \left[ 1 - \frac{1}{\sqrt{1-\zeta^2}} e^{-\zeta \omega_n t} \sin(\omega_n \sqrt{1-\zeta^2}t + \theta) \right] \text{ where } \theta = \sin^{-1} \sqrt{1-\zeta^2}$$

Assume that  $K_v = K_o K_d = 63.58 \times 10^3$  rads/sec. and  $\tau = 8 \mu \text{sec}$ . If the output frequency is to be changed from 901 MHz to 901.2 MHz, how long does the PLL output frequency take to settle with 100 Hz of its final value? Simplify your analysis by assuming worst case conditions (i.e. Maximum value of sin(x) = 1).

#### Solution

Find the transfer function in terms of phase and then convert to frequency.

$$\theta_{out}(s) = \left(\frac{K_o}{s}\right) \left(\frac{1}{s\tau+1}\right) K_d[\theta_{in}(s) - \theta_{out}(s)] \rightarrow \theta_{out}(s) \left[1 + \frac{K_v}{s(s\tau+1)}\right] = \frac{K_v}{s(s\tau+1)} \theta_{in}(s)$$
 where  $K_v = K_o K_d$ . Solving for the phase transfer function gives,

### **Example 1 - Continued**

$$\frac{\theta_{out}(s)}{\theta_{in}(s)} = \frac{\omega_{out}(s)}{\omega_{in}(s)} = \frac{\frac{K_{v}}{\tau}}{s^{2} + \frac{s}{\tau} + \frac{K_{v}}{\tau}}$$

Therefore, 
$$\omega_n = \sqrt{\frac{K_v}{\tau}} = 89,148 \text{ rads/sec.}$$
  $\zeta = \frac{1}{2\sqrt{K_v\tau}} = 0.701$ 

$$\zeta = \frac{1}{2\sqrt{K_v \tau}} = 0.701$$

and

H=1

(b.) The frequency response can be written as

$$f_{out}(t) = 200 \text{kHz} \left[ 1 - \frac{1}{\sqrt{1 - \zeta^2}} e^{-\zeta \omega_n t} \sin(\omega_n \sqrt{1 - \zeta^2} t + \theta) \right] \mu(t)$$

Setting  $f_{out}(t_s) = 200 \text{kHz} - 100 \text{Hz}$ , gives

$$200 \times 10^{3} - 100 = 200 \times 10^{3} \left[ 1 - \frac{1}{\sqrt{1 - \zeta^{2}}} e^{-\zeta \omega_{n} t_{s}} \sin(\omega_{n} \sqrt{1 - \zeta^{2}} t_{s} + \theta) \right]$$

This equation simplifies to the following assuming the value of the sin(x) is 1.

$$\begin{split} &\frac{100 \text{Hz}}{200 \text{kHz}} = \frac{1}{\sqrt{1 - \xi^2}} \, e^{-\xi \omega_n t_S} \, sin(\omega_n \sqrt{1 - \xi^2} t_S + \theta) \approx \frac{1}{\sqrt{1 - \xi^2}} \, e^{-\xi \omega_n t_S} \\ &e^{\xi \omega_n t_S} = \frac{2000}{\sqrt{1 - \xi^2}} = 2800 \quad \Rightarrow \quad t_S = \frac{1}{\omega_n \xi} \, ln(2800) = 2\tau (7.9375) = \underline{127 \mu \text{sec}}. \end{split}$$

CMOS Phase Locked Loops

© P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-22

# Frequency Ramp Response

Assume that  $\omega_1(t) = \omega_o + \Delta \dot{\omega} \cdot t$ 

However, 
$$\theta_1(t) = \Delta \dot{\omega} \frac{t^2}{2}$$
  $\rightarrow$   $\Theta_1(s) = \frac{\Delta \dot{\omega}}{s^3}$ 

Phase error:

$$\begin{split} \Theta_{e}(s) &= H_{e}(s) \, \frac{\Delta \dot{\omega}}{s^{3}} = \frac{\Delta \dot{\omega}}{s^{3}(s^{2} + 2\xi\omega_{n}s + \omega_{n}^{2})} = \frac{\Delta \dot{\omega}}{s(s^{2} + 2\xi\omega_{n}s + \omega_{n}^{2})} \\ \theta_{e}(t) &= \mathcal{L}^{-1}[\Theta_{e}(s)] = \frac{\Delta \dot{\omega}}{\omega_{n}^{2}} - \frac{\Delta \dot{\omega}}{\omega_{n}^{2}} \left( \cos\sqrt{1 - \xi^{2}}\omega_{n}t + \frac{\xi}{\sqrt{1 + \xi^{2}}} \sin\sqrt{1 - \xi^{2}}\omega_{n}t \right) e^{-\xi\omega_{n}t}, \quad \xi < 1 \\ &= \frac{\Delta \dot{\omega}}{\omega_{n}^{2}} - \frac{\Delta \dot{\omega}}{\omega_{n}^{2}} (1 + \omega_{n}t)e^{-\xi\omega_{n}t}, \quad \xi = 1 \\ &= \frac{\Delta \dot{\omega}}{\omega_{n}^{2}} - \frac{\Delta \dot{\omega}}{\omega_{n}^{2}} \left( \cosh\sqrt{\xi^{2} - 1}\omega_{n}t + \frac{\xi}{\sqrt{\xi^{2} - 1}} \sinh\sqrt{1 - \xi^{2} - 1}\omega_{n}t \right) e^{-\xi\omega_{n}t}, \quad \xi > 1 \end{split}$$

Steady state error:

$$\theta_e(\infty) = \lim_{s \to 0} s\Theta_e(s) = \frac{\Delta \dot{\omega}}{\omega_n^2}$$
 (High loop gain)  $\theta_e(\infty) = \frac{\Delta \dot{\omega} t}{K_d K_o F(0)^2} + \frac{\Delta \dot{\omega}}{\omega_n^2}$  (Low loop gain)

CMOS Phase Locked Loops

© P.E. Allen - 2003

#### THE ORDER OF A LPLL SYSTEM

#### **Definition of Order**

The number of roots in the denominator (poles) of the PLL transfer function determines the order.

Generally, the order of a PLL is one greater than the order of F(s).

Implication of the order:

- Greater than 2 will be unstable unless corrected by zeros
- Less than 2 will have poor noise suppression.

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-24

#### First-Order PLL

A first–order PLL occurs when F(s) = 1. From previous results we have,

$$H(s) = \frac{\Theta_2(s)}{\Theta_1(s)} = \frac{K_o K_d}{s + K_o K_d}$$
 Also,  $H_e(s) = 1 - H(s) = \frac{s}{s + K_o K_d}$ 

The -3dB bandwidth of H(s) is  $K_oK_d$ .


#### Comments:

- F(s) causes the -3dB bandwidth to be reduced in higher-order systems which means that the first-order PLL has a wider bandwidth
- The hold range of the first-order PLL will be larger than for higher-order PLLs
- The first-order PLL will track the signal variations more quickly than higher-order PLLs
- The first-order PLL does not suppress noise superimposed on the input signal to the extent of higher-order PLLs.

### **Higher-Order PLLs**

#### Comments:

• Generally F(s) has a pole and a zero in order to get better noise rejection without sacrificing speed.



• If the phase shift of the open loop system is more than 90°, the stability of the loop may be poor ( $\zeta$  is small).

CMOS Phase Locked Loops © P.E. Allen - 2003


Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-26


### **Example 2- Buffering the PLL Output**

In many practical applications, it is necessary to buffer the VCO output signal. Assume that the buffer has a voltage gain of 1 and its output is corrupted by an additive white noise noise voltage of  $V_{b,n}$ .

(a.) Find the output phase,  $\theta_{out}(s)$ , as a function of the input phase  $\theta_{in}(s)$  and the output noise of the buffer,  $V_{b,n}$ , for the PLL shown with the buffer outside of the PLL loop. Give an approximate sketch for magnitude response of  $\theta_{out}(j\omega)/V_{b,n}$  assuming  $\xi = 0.707$ .



(b.) Find the output phase,  $\theta_{out}(s)$ , as a function of the input phase  $\theta_{in}(s)$  and the output noise of the buffer,  $V_{b,n}$ , for the PLL shown with the buffer inside the PLL loop. Give an approximate sketch for magnitude response of  $\theta_{out}(j\omega)/V_{b,n}$  assuming  $\zeta = 0.707$ .



(c.) Which of the two PLL architectures leads to an output spectrum with less noise assuming that the input and VCO are noise free? How would your answer change if the input signal to the PLL was noisy? Why?

### **Example 2 – Continued**

Solution

(a.) 
$$\theta_{out}'(s) = \frac{K_o}{s} F(s) K_d [\theta_{in}(s) - \theta_{out}'(s)] \rightarrow \theta_{out}'(s) = \frac{K_v F(s)}{s + K_v F(s)} \theta_{in}(s)$$

Substituting for F(s) gives

$$\theta_{out}'(s) = \frac{K_v/\tau}{s^2 + (s/\tau) + (K_v/\tau)} \theta_{in}(s) = \frac{\omega_n^2}{s^2 + s^2 \xi \omega_n + \omega_n^2} \theta_{in}(s)$$

$$\theta_{out}(s) = \theta_{out}'(s) + V_{b,n} = \frac{\omega_n^2}{s^2 + s^2 \xi \omega_n + \omega_n^2} \theta_{in}(s) + V_{b,n}(s)$$

(b.) 
$$\theta_{out}(s) = \frac{K_o}{s} F(s) K_d [\theta_{in}(s) - \theta_{out}(s)] + V_{b,n}(s)$$

$$\theta_{out}(s)\left[1 + \frac{K_v F(s)}{s}\right] = \frac{K_v F(s)}{s}\theta_{in}(s) + V_{b,n}(s)$$

$$\therefore \ \theta_{out}(s) = \frac{K_{v}F(s)}{s + K_{v}F(s)} \ \theta_{in}(s) + \frac{s}{s + K_{v}F(s)} \ V_{b,n}(s)$$

$$\theta_{out}(s) = \frac{K_{v}/\tau}{s^{2} + (s/\tau) + (K_{v}/\tau)} \; \theta_{in}(s) + \frac{s^{2} + (s/\tau)}{s^{2} + (s/\tau) + (K_{v}/\tau)} \; V_{b,n}(s)$$

$$\theta_{out}(s) = \frac{\omega_n^2}{s^2 + s^2 \zeta \omega_n + \omega_n^2} \theta_{in}(s) + \frac{s^2 + s^2 \zeta \omega_n}{s^2 + s^2 \zeta \omega_n + \omega_n^2} V_{b,n}(s)$$


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-28

# **Example 2 - Continued**

The sketch for both parts (a.) and (b.) are shown below.



(c.) Obviously, part (b.) leads to an output spectrum with less noise. Part (a.) has the same noise contribution from the buffer regardless of the frequency. If the input is noisy then it will have a spectrum shown above similar to the closed-loop response. When the input noise is larger than the buffer noise, there is not much difference between the two architectures.

# THE ACQUISTION PROCESS – LPLL IN THE UNLOCKED STATE

### **Unlocked Operation**

If the PLL is initially unlocked, the phase error,  $\theta_e$ , can take on arbitrarily large values and as a result, the linear model is no longer valid.

The mathematics behind the unlocked state are beyond the scope of this presentation. In the section we will attempt to answer the following questions from an intuitive viewpoint:

- 1.) Under what conditions will the LPLL become locked?
- 2.) How much time does the lock-in process require?
- 3.) Under what conditions will the LPLL lose lock?


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-30

### **Some Definitions of Key Performance Parameters**


1.) The *hold range* ( $\Delta \omega_H$ ) is the frequency range over which an LPLL can statically maintain phase tracking. A PLL is conditionally stable only within this range.




2.) The *pull-in range* ( $\Delta \omega_P$ ) is the range within which an LPLL will always become locked, but the process can be rather slow.



3.) The *pull-out range* ( $\Delta \omega_{PO}$ ) is the dynamic limit for stable operation of a PLL. If tracking is lost within this range, an LPLL normally will lock again, but this process can be slow.




4.) The *lock range* ( $\Delta\omega_L$ ) is the frequency range within which a PLL locks within one single-beat note between reference frequency and output frequency. Normally, the operating frequency range of an LPLL is restricted to the lock range.



### **Illustration of Static Ranges**

Assume the frequency of the VCO is varied very slowly from a value below  $\omega_o$ - $\Delta\omega_H$  to a frequency above  $\omega_o + \Delta \omega_H$ .



The following pages will attempt to relate the key parameters of hold range, pull-in range, pull-out range, and lock range to the time constants,  $\tau_1$  and  $\tau_2$  and the gain factors  $K_d$ ,  $K_o$ , and  $K_a$ .

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-32

### Hold Range ( $\Delta \omega_H$ )

The magnitude of the hold range is calculated by finding the frequency offset of the input that causes a phase error of  $\pm \pi/2$ .

Let,

$$\omega_{1} = \omega_{o} \pm \Delta \omega_{H} \qquad \Rightarrow \qquad \theta_{1}(t) = \Delta \omega_{H} t \Rightarrow \qquad \Theta_{1}(s) = \frac{\Delta \omega}{s^{2}}$$

$$\therefore \quad \Theta_{e}(s) = \Theta_{1}(s) H_{e}(s) = \frac{\Delta \omega}{s^{2}} \frac{s}{s + K_{o}K_{d}F(s)}$$

$$\Delta \omega$$

$$\therefore \quad \Theta_e(s) = \Theta_1(s) \ H_e(s) = \frac{\Delta \omega}{s^2} \frac{s}{s + K_o K_d F(s)}$$

$$\lim_{t\to\infty}\theta_e(t)=\lim_{s\to 0}s\Theta_e(s)=\frac{\Delta\omega}{K_oK_dF(0)} \ \ (\text{valid for small values of }\theta_e)$$

For large variations, we write

$$\lim_{t \to \infty} \sin \theta_e(t) = \frac{\Delta \omega_H}{K_o K_d F(0)} \qquad \rightarrow \qquad \Delta \omega_H = \pm K_o K_d F(0) \text{ when } \theta_e = \pm \pi/2$$

For the various filters-

1.) Passive lag filter:  $\Delta \omega_H = \pm K_o K_d$ 

 $\Delta \omega_H = \pm K_o K_d K_a$ 2.) Active lag filter:

 $\Delta\omega_H = \pm \infty$ 3.) Active PI filter:

(If  $\Delta\omega_H = \pm \infty$ , the actual hold range may be limited by the frequency range of the VCO)

© P.E. Allen - 2003 CMOS Phase Locked Loops

### Lock Range $(\Delta\omega_L)$

Assume the loop is unlocked and the reference frequency is  $\omega_1 = \omega_0 + \Delta \omega$ . Therefore,

$$v_1(t) = V_{10} \sin(\omega_o t + \Delta \omega t)$$

The VCO output is assumed to be


$$v_2(t) = V_{20} \, sgn(\omega_0 t)$$

$$v_d(t) = K_d \sin(\Delta \omega t) + \text{higher frequency terms}$$

Assuming the higher frequency terms are filtered out, the filter output is

$$v_f(t) \approx K_d |F(j\Delta\omega)| \sin(\Delta\omega t)$$

This signal causes a frequency modulation of the VCO output frequency as shown.



Note: No locking occurs in the above illustration because  $\Delta \omega > K_o K_d |F(j\Delta \omega)|$ .

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)


Page 030-34

# **Lock Range – Continued**

Locking will take place if  $K_oK_d|F(j\Delta\omega)| \ge \Delta\omega$ . Therefore, the lock range can be expressed as,

$$\Delta\omega_L=\pm\,K_oK_d\,|F(j\Delta\omega)|$$

and is illustrated as,



Locks within one cycle or beat note.

### **Lock Range - Continued**

If we assume that the lock range is greater than the filter frequencies,  $1/\tau_1$  and  $1/\tau_2$ , the lock range for the various filters can be expressed as,

- 1.) Passive lag filter:  $\Delta \omega_L = \pm K_o K_d |F(j\Delta\omega)| \approx \pm K_o K_d \frac{\tau_2}{\tau_1 + \tau_2} \approx \pm K_o K_d \frac{\tau_2}{\tau_1}$
- 2.) Active lag filter:  $\Delta \omega_L = \pm K_a |F(j\Delta \omega)| \approx \pm K_a \frac{\tau_2}{\tau_1}$
- 3.) Active PI filter:  $\Delta \omega_L = \pm |F(j\Delta \omega)| \approx \pm \frac{\tau_2}{\tau_1}$

Previously, we found expressions for  $\omega_n$  and  $\zeta$  for each type of filter. Using these expressions and assuming that the loop gain is large, we find for all three filters that

$$\Delta\omega_L \approx \pm 2\zeta\omega_n$$

The lock-in time or settling time can be approximated as one cycle of oscillation,

$$T_L \approx \frac{1}{f_n} = \frac{2\pi}{\omega_n}$$

CMOS Phase Locked Loops © P.E. Allen - 2003


Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-36

# Pull-In Range $(\Delta \omega_P)$

Again assume the loop is unlocked and the reference frequency is  $\omega_1 = \omega_o + \Delta \omega$  and the VCO initially operates at the center frequency of  $\omega_o$ .

Let us re-examine the previous considerations:




Since  $\Delta\omega_{\min}$  is less than  $\Delta\omega_{\max}$ , the frequency of the positive going sinusoid is less than the frequency of the negative going sinusoid. As a consequence, the average value of the VCO output "pulls" toward  $\omega_1$ .

#### **The Pull-In Process**

For an unlocked PLL with the frequency offset,  $\Delta \omega$ , less than the pull-in range,  $\Delta \omega_P$ , the VCO output frequency,  $\omega_2$  will approach the reference frequency,  $\omega_1$ , over a time interval called the *pull-in time*,  $T_P$ .

#### Illustration:



CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-38

# Pull-In Range ( $\Delta \omega_P$ ) for Various Types of Filters

The mathematical treatment of the pull-in process is beyond the scope of this presentation<sup>†</sup>. The results are summarized below.

Type of Filter	$\Delta\omega_P$ (Low Loop Gains)	$\Delta\omega_P$ (High Loop Gains)	Pull-In Time, $T_P$
Passive Lag	$\approx \frac{4}{\pi} \sqrt{2\zeta \omega_n K_o K_d - \omega_n^2}$	$\approx \frac{4\sqrt{2}}{\pi} \sqrt{\xi \omega_n K_o K_d}$	$=\frac{\pi^2}{16}\frac{\Delta\omega_o^2}{\xi\omega_n^3}$
Active Lag	$\approx \frac{4}{\pi} \sqrt{2\zeta \omega_n K_o K_d - \frac{\omega_n^2}{K_a}}$	$\approx \frac{4\sqrt{2}}{\pi} \sqrt{\xi \omega_n K_o K_d}$	$= \frac{\pi^2}{16} \frac{\Delta \omega_o^2 K_a}{\xi \omega_n^3}$
Active PI Lag	$\rightarrow \infty$	$\rightarrow \infty$	$=\frac{\pi^2}{16}\frac{\Delta\omega_o^2}{\xi\omega_n^3}$

<sup>&</sup>lt;sup>†</sup> R.M. Best, *Phase-Locked Loops – Design, Simulation, and Applications*, 4<sup>th</sup> ed., McGraw-Hill Book Co., 1999, Appendix A. CMOS Phase Locked Loops

### Example 3

A second-order PLL having a passive lag loop filter is assumed to operate at a center frequency,  $f_o$ , of 100kHz and has a natural frequency,  $f_n$ , of 3 Hz which is a very narrow band system. If  $\zeta = 0.7$  and the loop gain,  $K_oK_d = 2\pi \cdot 1000$  sec.<sup>-1</sup>, find the lock-in time,  $T_L$ , and the pull-in time,  $T_P$ , for an initial frequency offset of 30 Hz.

Solution

$$T_L \approx \frac{1}{f_n} = \frac{1}{3} = 0.333 \text{ secs.}$$

$$T_P = \frac{\pi^2}{16} \frac{\Delta \omega_o^2}{\zeta \omega_n^3} = \frac{4\pi^4}{16 \cdot 8\pi^3} \frac{\Delta f_o^2}{\zeta f_n^3} = \frac{\pi \, 30^2}{32(0.7)3^3} = 4.675 \text{ secs.}$$

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-40

### Pull-Out Range ( $\Delta\omega_{PO}$ )

The pull-out range is that *frequency step* which causes a lock-out if applied to the reference input of the PLL.

An exact calculation is not possible but simulations show that,

$$\Delta\omega_{PO} = 1.8\omega_n (\zeta + 1)$$

At any rate, the pull-out range for most systems is between the pull-in range and the lock-range,

$$\Delta\omega_L < \Delta\omega_{PO} < \Delta\omega_P$$

### **Steady-State Error of the PLL**

The steady-state error is the deviation of the controlled variable from the set point after the transient response has died out. We have called this error,  $\theta_e(\infty)$ .

$$\theta_e(\infty) = \lim_{s \to 0} s\Theta_e(s) = \lim_{s \to 0} s\Theta_1(s) \frac{s}{s + K_o K_d F(s)}$$

Let us consider a generalized filter given as,

$$F(s) = \frac{P(s)}{Q(s)s^N}$$

where P(s) and Q(s) can be any polynomials in s, and N is the number of poles at s=0.

$$\vdots \qquad \theta_e(\infty) = \lim_{s \to 0} \frac{s^2 s^N Q(s) \Theta_1(s)}{s \cdot s^N Q(s) + K_o K_d P(s)}$$

Comments:

- Note that for the active PI filter, N = 1.
- For N > 1, it becomes difficult to maintain stability.
- In most cases, P(s) is a first-order polynomial and Q(s) is a polynomial of order 0 or 1. To find the steady-state error, the input,  $\Theta(s)$  must be known. We will consider several inputs on the following slide.

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-42

# **Steady-State Error for Various Inputs**

1.) A phase step,  $\Delta \Phi$ .

$$\Theta_1(s) = \frac{\Delta \Phi}{s}$$

$$\therefore \qquad \theta_e(\infty) = \lim_{s \to 0} \frac{s^2 s^N Q(s) \Delta \Phi}{s[s \cdot s^N Q(s) + K_o K_d P(s)]} = 0 \text{ for any value of } N.$$

2.) A frequency step,  $\Delta\omega$ .

$$\Theta_1(s) = \frac{\Delta \omega}{s^2}$$

$$\therefore \qquad \theta_e(\infty) = \lim_{s \to 0} \frac{s^2 s^N Q(s) \Delta \omega}{s^2 [s \cdot s^N Q(s) + K_o K_d P(s)]} = 0 \text{ if } N \ge 1$$

(The LPLL must have one pole at s = 0 for the steady-state error to be zero.)

3.) A frequency ramp,  $\Delta \dot{\omega}$ .

$$\Theta_1(s) = \frac{\Delta \dot{\omega}}{s^3}$$


$$\theta_e(\infty) = \lim_{s \to 0} \frac{s^2 s^N Q(s) \Delta \dot{\omega}}{s^3 [s \cdot s^N Q(s) + K_o K_d P(s)]} = 0 \text{ if } N \ge 2$$

For N = 2 and Q(s) = 1, the order of the LPLL becomes 3 permitting a phase shift of nearly 270° which must be compensated for by zeros to maintain stability.

#### NOISE IN LINEAR PLL SYSTEMS

### **Phase Noise**

#### Illustration:




CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-44

# **PLL for Noise Analysis**

Assume that the input is band limited as shown below.



 $B_i$  = Bandwidth of the prefilter (or system)

Some terminology:

- Power spectral density is the measure of power in a given frequency range (Watts/Hz) or  $(V^2/Hz)$ . It is found by dividing the rms power by the bandwidth.
- We will consider all noise signals as white noise which means the power spectrum is flat.
- $P_s$  = input signal rms power  $(V_1(\text{rms})^2/R_{in})$
- $P_n = \text{rms power of the input noise}$

### Power Spectra of a PLL

Illustration of how input noise becomes phase noise in the frequency spectrum:

Power spectra of the reference signal,  $v_1(t)$ , and the superimposed noise signal,  $v_n(t)$ .

Spectrum of the phase noise at the input of the PLL.

Frequency response of the phase-transfer function,  $H(j\omega)$ .

Spectrum of the phase noise at the output of the PLL.

Area =  $P_s$   $\theta_{n1}(j\omega)^2$ Area =  $\overline{V_{n1}^2}$   $\theta_{n2}(j\omega)^2$ Area =  $\overline{V_{n2}^2}$ Frequency

Area =  $\overline{V_{n2}^2}$ Frequency

Frequency

Frequency

Frequency

Frequency

Frequency

CMOS Phase Locked Loops

© P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-46

# **Noise Relationships for a PLL**

Spectral density of the input noise signal:

$$W_i = \frac{P_n}{B_i} \text{ (W/Hz)}$$

Input rms phase noise jitter (or the square of the rms phase noise):

$$\theta_{n1}(t) \rightarrow \overline{\theta_{n1}^2} = \frac{P_n}{2P_s}$$
 (Comes from the assumption of white noise)

Signal-to-Noise Ratio (SNR):

SNR at the input = 
$$(SNR)_i = \frac{P_s}{P_n} \rightarrow \frac{\overline{\theta_{n1}^2}}{\overline{\theta_{n1}^2}} = \frac{P_n}{2P_s} = \frac{1}{2(SNR)_i}$$
 (radians<sup>2</sup>)

Input phase jitter (noise) spectrum:

$$\overline{\Theta_{n1}^2(j\omega)} = \Phi = \overline{\frac{\theta_{n1}^2}{B_i/2}}$$
 (radians<sup>2</sup>/Hz)

Output phase jitter (noise) spectrum:

$$\overline{\Theta_{n2}^2(j\omega)} = |H(j\omega)|^2 \overline{\Theta_{n1}^2(j\omega)} = |H(j\omega)|^2 \Phi$$

### **RMS Value of the Output Phase Noise**

The output phase noise is found by integrating  $\Theta_{n2}(j\omega)$  over the bandwidth of the PLL.

$$\overline{\theta_{n2}^2} = \int_0^\infty \overline{\Theta_{n2}^2(j2\pi f)} \, df$$

where  $\overline{\theta_{n2}^2}$  is the area under the output phase noise plot in a previous slide.

$$\overline{\theta_{n2}^2} = \int\limits_0^\infty |H(j\omega)|^2 \Phi df = \frac{\Phi}{2\pi} \int\limits_0^\infty |H(j\omega)|^2 d\omega$$

What is the value of  $\int_{0}^{\infty} |H(j\omega)|^2 d\omega$ ?

Let  $\int_{0} |H(j2\pi f)|^2 df = B_L$  = the noise bandwidth.

The solution of this integral is,

$$B_{L} = \frac{\omega_{n}}{2} \left( \zeta + \frac{1}{4\zeta} \right) \longrightarrow \frac{dB_{L}}{d\zeta} = \frac{\omega_{n}}{2} \left( 1 - \frac{1}{2\zeta} \right) = 0 \longrightarrow \zeta = 0.5 \longrightarrow B_{L}(\min) = 0.5\omega_{n}$$

$$\overline{\theta_{n2}^{2}} = \Phi B_{L} = \frac{\overline{\theta_{n1}^{2}}}{B_{i}/2} B_{L} = \frac{P_{n}}{2P_{S}} \frac{2B_{L}}{B_{i}} = \frac{P_{n}}{P_{S}} \cdot \frac{B_{L}}{B_{i}} = \frac{B_{L}}{(SNR)_{i}B_{i}}$$

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-48

### **RMS Value of the Output Phase Noise - Continued**

We noted previously that,

$$\frac{1}{\theta_{n1}^2} = \frac{1}{2(SNR)_i} = \frac{P_n}{2P_s} \longrightarrow (SNR)_i = \frac{P_s}{P_n}$$

A dual relationship holds for the output,

$$\overline{\theta_{n2}^2} = \frac{1}{2(SNR)_L} = \frac{P_n}{P_s} \cdot \frac{B_L}{B_i} \longrightarrow (SNR)_L = \frac{P_s}{P_n} \frac{B_i}{2B_L}$$

where  $(SNR)_L$  is the signal-to-noise ratio at the output.

$$\therefore (SNR)_L = (SNR)_i \frac{B_i}{2B_I}$$

This equation suggests that the PLL improves the SNR of the input signal by a factor of  $B_i/2B_L$ . Thus, the narrower the noise PLL bandwidth,  $B_L$ , the greater the improvement.

Some experimental observations:

- For  $(SNR)_L = 1$ , a lock-in process will not occur because the output phase noise is excessive (0.707 radians or  $40.4^{\circ}$ ).
- At an  $(SNR)_L = 2$ , lock-in is eventually possible (0.5 radians or 28.6°).
- For  $(SNR)_L = 4$ , stable operation is generally possible.

Note:  $(SNR)_L = 4$ ,  $\overline{\theta_{n2}^2}$  becomes 0.125 radians<sup>2</sup>.  $\sqrt{\theta_{n2}^2} = 0.353$  radians  $\Rightarrow 20^\circ$  and the limit of dynamic stability (180°) is rarely exceeded.

### **Summary of Noise Analysis of the LPLL**

- Stable operation of the LPLL is possible if  $(SNR)_L \ge 4$
- $(SNR)_L$  is calculated from

$$(SNR)_L = \frac{P_s}{P_n} \frac{B_i}{2B_L}$$

where  $P_s$  = signal power at the reference input

 $P_n$  = noise power at the reference point

 $B_i$  = bandwidth of the system at the input

 $B_L$  = noise bandwidth of the PLL

- The noise bandwidth,  $B_L$ , is a function of  $\omega_n$  and  $\zeta$ . For  $\zeta = 0.7$ ,  $B_L = 0.53\omega_n$
- The average time interval between two unlocking events gets longer as the  $(SNR)_L$  increases.

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)


Page 030-50

### **Pull-In Techniques for Noisy Signals**

1.) The sweep technique.


When the noise bandwidth is made small, the *SNR* of the loop is sufficiently large to provide stable operation. However, the lock range can become smaller than the frequency interval  $\Delta\omega$  within which the input signal is expected to be. The following circuit solves this problem by providing a direct VCO sweep.

- (1.) LPLL not locked.
- (2.) RUN mode starts a positive sweep.
- (3.) When the VCO frequency approaches the input frequency the loop locks.
- (4.) The "In-Lock" detector switches the sweep switch to the "HOLD" position.



### **Pull-In Techniques for Noisy Signals**

2.) Switched filter technique.



In the unlocked state, the filter bandwidth is large so that lock range exceeds the frequency range within which the input is expected.

In the locked state, the filter bandwidth is reduced in order to reduce the noise.

CMOS Phase Locked Loops

© P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-52

#### LPLL SYSTEM DESIGN

### **Design Procedure**

Objective: Design the parameters  $K_o$ ,  $K_d$ ,  $\zeta$ , and the filter F(s) of the LPLL.

Given: The phase detector and VCO and pertinent information concerning these blocks. Steps:

- 1.) Specify the center frequency,  $\omega_o$ , and its range  $\omega_{omin}$  and  $\omega_{omax}$ .
- 2.) Select the value of  $\zeta$ . Small values give an overshoot and large values are slow.  $\zeta = 0.7$  is typically a good value to choose.
- 3.) Specify the lock range  $\Delta\omega_L$ .
  - a.) If noise can be neglected, then the selected value of  $\Delta\omega_L$  is chosen.
  - b.) If noise cannot be neglected, then use the input noise SNR,  $(SNR)_i$  and the input noise bandwidth,  $B_i$ , to find the noise bandwidth,  $B_L$ . Later when we find  $\omega_n$ , the value of  $\Delta\omega_L$  will be specified.
- 4.) Specify the frequency range of the LPLL as  $\omega_{2\text{min}}$  and  $\omega_{2\text{max}}$  as,

$$\omega_{2\min} < \omega_{o\min} - \Delta\omega_L$$

and

$$\omega_{2\text{max}} > \omega_{o\text{max}} + \Delta\omega_L$$

Some practical limits are,


$$\omega_{2\min} = \omega_{o\min} - 1.5 \Delta \omega_L$$

and

$$\omega_{2\text{max}} = \omega_{o\text{max}} + 1.5\Delta\omega_L$$

### **Design Procedure – Continued**

5.) Design of the VCO. From the power supply voltage or data sheet find the value of  $K_o$  as shown below.



- 6.) Determine the value of  $K_d$  from the data sheet.  $K_d$  will depend upon the signal level. It is preferred to have a large value of  $K_d$ .
- 7.) Determine the natural frequency,  $\omega_n$ .
  - a.) Lock range has been specified in step 3.).

$$\omega_n = \frac{\Delta \omega_L}{2\xi}$$

b.) Noise bandwidth has been specified in step 3.)

$$\omega_n = \frac{2B_L}{\xi + 0.25\xi}$$

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-54

# **Design Procedure - Continued**

- 8.) Select the type of loop filter.
  - a.) Passive lag filter:

Solve for  $\tau_1$  and  $\tau_2$  from the following equations. Normally,  $\tau_1$  should be 5-10 times  $\tau_2$ . If this is not the case, choose another type of filter.

$$\omega_n = \sqrt{\frac{K_o K_d}{\tau_1 + \tau_2}}$$
 and  $\zeta = \frac{\omega_n}{2} \left( \tau_2 + \frac{1}{K_o K_d} \right)$ 

b.) Active lag filter:

Use the following equations to solve for  $\tau_1$ ,  $\tau_2$ , and  $K_a$ . It will be necessary to choose one of these parameters because there are only two equations.

$$\omega_n = \sqrt{\frac{K_o K_d K_a}{\tau_1}}$$
 and  $\xi = \frac{\omega_n}{2} \left( \tau_2 + \frac{1}{K_o K_d K_a} \right)$ 


c.) Active PI filter:

Use the following equations to solve for  $\tau_1$  and  $\tau_2$ . Because this filter has a pole at s = 0, it is not necessary for  $\tau_1$  to be larger than  $\tau_2$ .

$$\omega_n = \sqrt{\frac{K_o K_d}{\tau_1}}$$
 and  $\zeta = \frac{\omega_n \tau_2}{2}$ 

### **LPLL Design Example**

Consider the multichannel telemetry system shown where one single, voice-grade communication line is used to transmit a number of signal channels.



Each transmitter is to transmit a binary signal with a baud rate of 50 bits/sec. The signal is encoded in a non-return to zero format which means that the bandwidth required is half the baud rate or 25 Hz. The spectrum of the FM-modulated carrier consists of the carrier frequency and a number of sidebands displaced by ±25 Hz, ±2·25 Hz, etc. from the carrier frequency.

Assuming that a narrow-band FM is used, the channel spacing will be selected as 60 Hz. The channel is assumed to be an ordinary telephone cable with a bandwidth of 300 Hz to 3000 Hz giving  $B_i = 2700$  Hz. Therefore, the maximum number of channels is

Max. no. of channels =  $B_i$ /Channel spacing = 2700/60 = 45 channels.

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-56

# **LPLL Design Example – Continued**

Design one of the receivers using the procedure outlined above assuming the carrier frequency is 1000 Hz. Assume the VCO is an XR- $215^{\dagger}$ 

- 1.) The angular frequency,  $\omega_o$ , is  $2\pi \cdot 1000 = 6280$  sec.<sup>-1</sup>.
- 2.) Select  $\xi = 0.7$ .
- 3.) In this problem the noise cannot be neglected. Therefore, we must find the noise bandwidth,  $B_L$ , of the loop and not the lock-range  $\Delta\omega_L$ . The input SNR is given as

$$(SNR)_i = \frac{P_s}{P_n}$$

Because the other 44 channels act like noise to our particular channel, let  $P_n = 44P_s$ . Therefore,

$$(SNR)_i = \frac{P_s}{P_n} = \frac{1}{44} \approx 0.023$$

To enable locking onto the carrier, the SNR of the loop should be approximately 4.

$$\therefore B_L = \frac{(SNR)_i B_i}{(SNR)_L 2} = \frac{0.023 \cdot 2700}{4 \cdot 2} = 7.67 \text{ Hz}$$

4.) Determine the lock range. Because the noise bandwidth,  $B_L$ , is very small, the lock range will be small and will be determined in step 7.

<sup>†</sup> Phase-Locked Loop Data Book, Exar Integrated Systems, Sunnyvale, CA, 1981.(http://www.exar.com/products/XR215A.html)

CMOS Phase Locked Loops

© P.E. Allen - 2003

### **LPLL Design Example - Continued**

5.) From the data sheet of the VCO we get,

$$f_o = \frac{200}{C_o} \left( 1 + \frac{0.6}{R_x} \right)$$
 and  $K_o = \frac{700}{C_o R_o}$ 


where the resistors are in  $k\Omega$  and the capacitors in  $\mu F$ .

Choosing  $C_o = 0.27 \mu \text{F}$  and  $R_x = 1.71 \text{k}\Omega$  gives the required center frequency of 1000 Hz.

The data sheet specifices that  $R_o$  should be in the range of 1 to 10 k $\Omega$ . Therefore, we see that  $K_o$  can be in the range of 260 rads/sec·V to 2600 rads/sec·V. Choosing  $R_o$  as 10 k $\Omega$ , gives  $K_o = 260$  rads/sec·V.

This means that the VCO can change its frequency by  $260/2\pi = 41.4$  Hz. We will have to check in step 7 that this range is sufficient to enable locking within the lock range of  $\Delta\omega_L$ .

- 6.) Determine  $K_d$ . A plot of the data sheet is shown. In the application we are considering, the input signal level is 3mV(rms).
- $\therefore K_d \approx 0.2 \text{ V/rad/}$



CMOS Phase Locked Loops

© P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-58

# **LPLL Design Example - Continued**

7.)  $\omega_n$  is calculated from  $B_L$  and  $\xi$  and is,

$$\omega_n = \frac{2B_L}{\xi + 0.25\xi} = \frac{2.7.67}{0.7.1.25} = 17.53 \text{ sec.}^{-1}$$

The lock-in range is found as,

$$\Delta\omega_L = 2\zeta\omega_n = 24.54 \text{ sec.}^{-1}$$

8.) Solve for  $\tau_1$  and  $\tau_2$  from the equations below.

$$\omega_n = \sqrt{\frac{K_o K_d}{\tau_1 + \tau_2}} \quad \text{and} \quad \zeta = \frac{\omega_n}{2} \left( \tau_2 + \frac{1}{K_o K_d} \right)$$

$$\tau_2 = \frac{2\zeta}{\omega_n} - \frac{1}{K_o K_d} = 60.6 \text{ ms}$$

$$\tau_1 + \tau_2 = \frac{K_o K_d}{\omega_n^2} = 169.2 \text{ ms} \rightarrow \tau_1 = 108.6 \text{ ms}$$

The resistor  $R_1$  is already integrated on the chip as 6 k $\Omega$ .

9.) Finally, determine  $R_1$ ,  $R_2$ , and C of the filter. The data sheet shows that the resistor,  $R_1$ , is already integrated on the chip as 6 k $\Omega$ . (Note: Two passive lag filters are needed.)

$$\therefore C = \frac{\tau_1}{R_1} = \frac{108.6 \text{ ms}}{6 \text{ k}\Omega} = 18.1 \text{ } \mu\text{F} \qquad \text{and} \qquad R_2 = \frac{\tau_2}{C} = \frac{60.6 \text{ ms}}{18.1 \text{ } \mu\text{F}} = 3.35 \text{ } \text{k}\Omega$$

### Simulation of the LPLL Design Example

The open loop transfer function is,

$$LG(s) = \frac{K_{\nu}}{s} \left( \frac{1 + s\tau_1}{1 + s(\tau_1 + \tau_2)} \right) = \frac{52}{s} \left( \frac{1 + s60.6 \times 10^{-3}}{1 + s169.2 \times 10^{-3}} \right)$$

Cutoff frequency:

$$\omega_c = \omega_n \sqrt{2\xi^2 + \sqrt{4\xi^4 + 1}} = 17.53\sqrt{2 \cdot 0.7^2 + \sqrt{4 \cdot 0.7^4 + 1}} = 27.045 \text{ rads/sec}$$
 (4.3 Hz)

The phase margin can be written as,

PM = 
$$180^{\circ} - 90^{\circ} + \tan^{-1}(\omega_c \cdot 60.6 \times 10^{-3}) - \tan^{-1}(\omega_c \cdot 169.2 \times 10^{-3})$$
  
=  $90^{\circ} + 58.61^{\circ} - 77.67^{\circ} = 70.94^{\circ}$ 

### **PSPICE Input File:**


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-60

# **Simulation of the LPLL Design Example - Continued**


Open Loop Response



Cutoff frequency  $\approx 5$ Hz Phase margin  $\approx 79^{\circ}$ 

### **LPLL Design Example – Continued**

Implementation of the FSK Demodulator:



CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-62

#### LPLL SYSTEM SIMULATION

### **Approaches**

At least two methods are available:

- 1.) Behavioral modeling of PSPICE (illustrated on the previous example)
- 2.) PC-based simulator developed by R.M. Best

#### **PSPICE**

The Laplace transform function of the behavioral model capability of PSPICE uses controlled voltage sources to implement linear frequency domain transfer functions in the linear domain.

General Form:

 $E < name > < (+)node > < (-)node > LAPLACE {< expression >} = {< transform >}$ 


Example:

```
 \begin{aligned} & \text{Plot } LG(s) = \frac{V_2}{V_1} = \frac{K_{\nu}}{s} \left( \frac{1 + s\tau_1}{1 + s(\tau_1 + \tau_2)} \right) = \frac{52}{s} \left( \frac{1 + s60.6 \text{x}\, 10^{-3}}{1 + s169.2 \text{x}\, 10^{-3}} \right) \\ & \text{VS 1 0 AC 1.0} \\ & \text{R1 1 0 10K} \\ & \text{* Loop bandwidth} = \text{Kv} = 52 \text{ sec.-1} \quad \text{Tau1=60.6E-3} \quad \text{Tau2=108.6E-3} \\ & \text{ELPLL 2 0 LAPLACE } \left\{ \text{V(1)} \right\} = \left\{ \left( \frac{52}{s+0.00001} \right) \right\} \left( \left( \frac{1 + 60.6 \text{E} - 3 \text{ vs}}{s+0.00001} \right) \right\} \\ & \text{R2 2 0 10K} \\ & \text{.AC DEC 20 0.01 100} \\ & \text{.PRINT AC VDB (2) VP (2)} \\ & \text{.PROBE} \\ & \text{.END} \end{aligned}
```

### **PC-Based PLL Simulation Program**

A PC-based simulation program developed by R.M. Best and found as part of the 4<sup>th</sup> edition is used as an example of PLL simulation at the systems level. The description of how to use this program is found on the CD or described in the text, *Phase-Locked Loops-Design, Simulation, and Applications*, 4<sup>th</sup> ed., 1999, McGraw-Hill Book Co.

The simulation flow chart is show below and follows the previous design procedure.



CMOS Phase Locked Loops

© P.E. Allen - 2003

Lecture 030 - Linear Phase Lock Loops (09/01/03)

Page 030-64

# **Example of LPPL Simulation**

PLL selected is:

- 1.) Architecture LPLL, Passive Lag, and VCO
- 2.) Parameters –

Power supply = +5V and 0V

Phase detector:  $K_d = 1.0$ ,  $V_{sat}^+ = 4.5$ V and  $V_{sat}^- = 0.5$ V

Loop filter:  $\tau_1 = 500 \, \mu sec.$  and  $\tau_2 = 50 \, \mu sec.$ 

Oscillator:  $K_o = 130,000 \text{ rads/sec} \cdot \text{V}$ ,  $V_{sat}^+ = 4.5 \text{V}$  and  $V_{sat}^- = 0.5 \text{V}$ 

The simulator program calculates  $\omega_n = 15,374.12$  rads/sec. and  $\zeta = 0.443$ .

Using the formulas developed in these notes, we can compute the key LPLL parameters as:

1.) Lock range:  $\Delta \omega_L = 13,621 \text{ rads/sec.} \rightarrow \Delta f_L = 2169 \text{ Hz}$ 

2.) Pull-out range:  $\Delta \omega_{PO} = 39,932 \text{ rads/sec.} \rightarrow \Delta f_{PO} = 6358 \text{ Hz}$ 


3.) Pull-in range:  $\Delta \omega_P = 53,597 \text{ rads/sec.} \rightarrow \Delta f_P = 8534 \text{ Hz}$ 

(The ratio  $\frac{\omega_n}{K_o K_d}$  = 0.12 and can be considered a high-gain loop)

4.) Hold range:  $\Delta \omega_H = 130,000 \text{ rads/sec.} \rightarrow \Delta f_L = 20,700 \text{ Hz}$ 

On the following pages, we attempt to verify these values by simulation.

# Pull-out Range of the LPLL (2kHz Frequency Step)




CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-66

# Linearity of the LPLL (Frequency Step Doubled from 2kHz to 4kHz)




The LPLL is not linear because doubling the frequency step did not double the output.

The flat topped response for  $v_d(t)$  indicates that the phase error is close to  $\pi/2$ .

Loop is still locked.

# **Pull-out Range of the LPLL (Frequency = 5kHz)**



The dip in the response of the detector output implies that the phase error has exceeded  $\pi/2$ .


The loop is still locked.

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)


Page 030-68

# Finding the Pull-out Range (Frequency step = 5700Hz)



The loop has not yet pulled out and is still locked.

# Finding the Pull-out Frequency (Frequency step = 5800Hz)



From this simulation, we see that the pull-out frequency is close to <u>5800Hz</u> which is compared with the predicted value of 6358Hz (10% error).

Because the frequency step applied to the LPLL is smaller than the pull-in range, the loop locks again after a short time.


CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Response on frequency step 7000 Hz


Page 030-70

# **Finding the Pull-in Frequency (Frequency step = 7000Hz)**



The frequency step of 7000Hz causes the LPLL to pull-out again. However, the pull-in process takes longer than before.

# Finding the Pull-in Frequency (Frequency step = 8000Hz)



The frequency step of 8000Hz causes the LPLL to pull-out again. However, the pull-in process takes even longer than before.


We can estimate the lock range by observing that  $v_f(t)$  gets slowly "pumped up". When it reached about 2.8V, the PLL became locked within one oscillation of  $v_d(t)$ . The value of  $v_f(t)$  at lock is 2.9V. The 0.1V difference corresponds to a lock range of 2000Hz.

CMOS Phase Locked Loops © P.E. Allen - 2003

Lecture 030 – Linear Phase Lock Loops (09/01/03)

Page 030-72

# Finding the Pull-in Frequency (Frequency Step = 9000Hz)



The frequency step of 9000Hz causes the LPLL to pull-out and is no longer able to pull back in.

Further simulation showed that the LPLL cannot pull back in for a frequency step of 8500Hz.

... The pull-in frequency is near <u>8500Hz</u> compared with a predicted value of 8534Hz.

#### **SUMMARY**

- This lecture has given a systems perspective of the LPLL
- LPLL components are:
  - 1.) Multiplying phase detector
  - 2.) Low pass filter
  - 3.) Voltage controlled oscillator
- Locked state: Input frequency = VCO frequency

The phase response is low pass

The phase error response is high pass

- Unlocked state:
  - Hold range  $(\Delta \omega_H)$  frequency range over which a PLL can statically maintain phase
  - Pull-in range  $(\Delta \omega_P)$  frequency range within which a PLL will always lock
  - Pull-out range  $(\Delta \omega_{PO})$  dynamic limit for stable operation of a PLL
  - Lock range  $(\Delta\omega_L)$  frequency range within which a PLL locks within one single-beat note between reference frequency and output frequency
- The order of a PLL is equal to the number of poles in the open-loop PLL transfer function
- LPLL design –Design the parameters  $K_o$ ,  $K_d$ ,  $\zeta$ , and the filter F(s) of the LPLL for a given performance specification.