**BSP** Documentation

NXP MCIMX7-SABRE board

# **Contents**

1	BSP	Overview	1
	1.1	MCIMX7-SABRE board	1
2	How	to start	3
	2.1	How to import BSP into Momentics IDE	3
	2.2	How to create bootable SD card	3
		2.2.1 How to use Windows (7) to prepare and partition a bootable SD card	4
		2.2.2 How to use Linux Ubuntu to prepare and partition a bootable SD card	7
	2.3	How to configure the board switches	9
	2.4	Start QNX on MCIMX7-SABRE board	9
3	Rele	ease Notes	13
	3.1	Installation	13
	3.2	Uninstallation	13
	3.3	BSP Structure & Content	13
	3.4	BSP Change History	14
	3.5	Known Limitations	15
4	Ethe	ernet driver for io-pkt (devnp-fec-imx.so)	17
	4.1	Detailed Description	18
	4.2	Function Documentation	19
5	Wate	chodog refresh utility (wdtkick)	35
	5.1	Detailed Description	35
	E 2	Function Decumentation	26

iv CONTENTS

6	SAI	- Synch	ronous Audio Interface driver (deva-ctrl-mx-sai_wm8960.so)	37
	6.1	Detaile	ed Description	38
	6.2	Typede	ef Documentation	40
	6.3	Enume	eration Type Documentation	41
	6.4	Function	on Documentation	41
	6.5	WM89	60 codec driver	49
		6.5.1	Detailed Description	49
		6.5.2	Macro Definition Documentation	50
		6.5.3	Typedef Documentation	50
		6.5.4	Function Documentation	50
7	ETF:	S low le	evel driver (fs-etfs-imx-micron)	53
	7.1	Detaile	ed Description	53
	7.2	Function	on Documentation	54
	7.3	Chip in	nterface	57
		7.3.1	Detailed Description	60
		7.3.2	Macro Definition Documentation	61
		7.3.3	Typedef Documentation	
		7.3.4	Function Documentation	62
		7.3.5	DMA	68
		7.3.3		
				68
			7.3.5.2 Function Documentation	68
		7.3.6	ECC	70
			7.3.6.1 Detailed Description	70
			7.3.6.2 Function Documentation	70
		7.3.7	PIO	72
			7.3.7.1 Detailed Description	72
			7.3.7.2 Function Documentation	72

CONTENTS

8	FFS3	low level driver (devf-qspi-imx)	73
	8.1	Detailed Description	74
	8.2	Function Documentation	75
	8.3	Flash Controller	80
		8.3.1 Detailed Description	82
		8.3.2 Macro Definition Documentation	82
		8.3.3 Function Documentation	82
	8.4	Commands	87
		8.4.1 Detailed Description	88
		8.4.2 Function Documentation	88
9	I2C -	Inter-Integrated Circuit driver (i2c-imx)	93
	9.1	Detailed Description	94
	9.2	Typedef Documentation	94
	9.3	Function Documentation	94
10	SD/e	MMC driver (devb-sdmmc-imx)	105
	10.1	Detailed Description	105
	10.2	Board specific interface	106
		10.2.1 Detailed Description	106
		10.2.2 Typedef Documentation	106
		10.2.3 Function Documentation	106
	10.3	Host controller interface	108
		10.3.1 Detailed Description	108
		10.3.2 Typedef Documentation	108
		10.3.3 Function Documentation	108
11	QNX	startup program (startup-imx-sabre)	111
12	IPL -	Initial Program Loader (ipl-imx-sabre)	113

vi

13	RTC	- Real Time Clock	115
	13.1	Detailed Description	115
	13.2	Function Documentation	116
14	CAN	- Controller Area Network driver (dev-can-imx)	121
	14.1	Detailed Description	121
	14.2	Function Documentation	122
15	Seria	al Asynchronous driver (devc-serial-imx)	127
	15.1	Detailed Description	127
	15.2	Function Documentation	128
16	SDM	A library (libdma-sdma-imx7x)	131
	16.1	Detailed Description	132
	16.2	Typedef Documentation	132
	16.3	Function Documentation	133
17	USB	controller device mode mass storage mode DLL (devu-usbmass-imx-ci.so)	145
	17.1	Detailed Description	145
	17.2	Function Documentation	146
18	USB	controller host mode DLL (devu-ehci-mx28.so)	149
19	Data	Structure Documentation	151
	19.1	_apbh_dma_gpmi1_t Struct Reference	151
		19.1.1 Detailed Description	151
	19.2	_apbh_dma_gpmi3_t Struct Reference	151
		19.2.1 Detailed Description	151
	19.3	_apbh_dma_gpmi5_t Struct Reference	152
		19.3.1 Detailed Description	152
	19.4	_apbh_dma_t Struct Reference	152
		19.4.1 Detailed Description	152
	19.5	_chipio_t Struct Reference	152
		19.5.1 Detailed Description	152

CONTENTS vii

19.5.2 Field Documentation
19.5.2.1 v_data_fs_buf
19.5.2.2 v_data_page_buf
19.6 _dma_blk_erase_t Struct Reference
19.6.1 Detailed Description
19.7 _dma_programEcc_t Struct Reference
19.7.1 Detailed Description
19.8 _dma_programRaw_t Struct Reference
19.8.1 Detailed Description
19.9 _dma_read_id_device_t Struct Reference
19.9.1 Detailed Description
19.10_dma_readEcc_device_t Struct Reference
19.10.1 Detailed Description
19.11_dma_readRaw_device_t Struct Reference
19.11.1 Detailed Description
19.12_dma_reset_device_t Struct Reference
19.12.1 Detailed Description
19.13_imx_dev Struct Reference
19.13.1 Detailed Description
19.13.2 Field Documentation
19.13.2.1 i2c_freq_val
19.13.2.2 iid
19.13.2.3 input_clk
19.13.2.4 intr
19.13.2.5 intrevent
19.13.2.6 own_addr
19.13.2.7 physbase
19.13.2.8 regbase
19.13.2.9 reglen
19.13.2.10restart

viii CONTENTS

19.13.2.11slave_addr	57
19.13.2.12slave_addr_fmt	57
19.13.2.13speed	57
19.14_imx_ext Struct Reference	58
19.14.1 Detailed Description	58
19.14.2 Field Documentation	58
19.14.2.1 bw	58
19.14.2.2 cd_base	58
19.14.2.3 cd_iid	58
19.14.2.4 cd_irq	59
19.14.2.5 cd_pbase	59
19.14.2.6 cd_pin	59
19.14.2.7 emmc	59
19.14.2.8 nocd	59
19.14.2.9 rs_pbase	59
19.14.2.10rs_pin	59
19.14.2.11vdd1_8	60
19.14.2.12wp_base	60
19.14.2.13wp_pbase	60
19.14.2.14wp_pin	60
19.15_imx_qspi_t Struct Reference	60
19.15.1 Detailed Description	60
19.16_imx_sdhcx_adma32_t Struct Reference	61
19.16.1 Detailed Description	61
19.17_imx_usdhcx_hc Struct Reference	61
19.17.1 Detailed Description	61
19.17.2 Field Documentation	61
19.17.2.1 sdma_iid	61
19.18_NAND_dma_read_status_device_t Struct Reference	62
19.18.1 Detailed Description	62

CONTENTS

19.19_spare_t Struct Reference	62
19.19.1 Detailed Description	62
19.19.2 Field Documentation	62
19.19.2.1 align0	62
19.19.2.2 align1	63
19.19.2.3 align2	63
19.19.2.4 cluster	63
19.19.2.5 erasesig	63
19.19.2.6 fid	63
19.19.2.7 nclusters	63
19.19.2.8 sequence	63
19.19.2.9 status	64
19.19.2.10status2	64
19.20imx_card Struct Reference	64
19.20.1 Detailed Description	64
19.20.2 Field Documentation	64
19.20.2.1 i2c_dev	64
19.20.2.2 lock	65
19.20.2.3 mixer	65
19.20.2.4 mixeropts	65
19.20.2.5 pcm	65
19.20.2.6 sai	65
19.20.2.7 sdmafuncs	65
19.20.2.8 strm	65
19.20.2.9 sys_clk	66
19.21imx_qspi_lutx_t Union Reference	66
19.21.1 Detailed Description	66
19.22imx_sai_data Struct Reference	66
19.22.1 Detailed Description	66
19.22.2 Field Documentation	67

CONTENTS

19.22.2.1 base	167
<b>19.22.2.2 cfg</b>	167
19.22.2.3 reg	167
19.22.2.4 xfer_sync_mode	167
19.23imx_sai_xfer_config Struct Reference	167
19.23.1 Detailed Description	168
19.23.2 Field Documentation	168
19.23.2.1 bit_delay	168
19.23.2.2 clk_pol	168
19.23.2.3 mode	168
19.23.2.4 msel	168
19.23.2.5 nslots	168
19.23.2.6 protocol	168
19.23.2.7 sample_rate	169
19.23.2.8 sample_rate_max	169
19.23.2.9 sample_rate_min	169
19.23.2.10sample_size	169
19.23.2.11sync_len	169
19.23.2.12sync_pol	169
19.23.2.13voices	169
19.24imx_stream Struct Reference	170
19.24.1 Detailed Description	170
19.24.2 Field Documentation	170
19.24.2.1 dma	170
<b>19.24.2.2 pcm</b>	170
19.24.2.3 status	170
19.25imx_stream_dma Struct Reference	170
19.25.1 Detailed Description	171
19.25.2 Field Documentation	171
19.25.2.1 buf	171

CONTENTS xi

19.25.2.2 chn	171
19.25.2.3 chnl_type	171
19.25.2.4 event	171
19.25.2.5 event_num	171
19.25.2.6 pulse	172
19.26imx_stream_pcm Struct Reference	172
19.26.1 Detailed Description	172
19.26.2 Field Documentation	172
19.26.2.1 caps	172
19.26.2.2 config	172
19.26.2.3 funcs	173
19.26.2.4 subchn	173
19.27microcode_info_t Struct Reference	173
19.27.1 Detailed Description	173
19.27.2 Field Documentation	173
19.27.2.1 addr	173
19.27.2.2 p	173
19.27.2.3 size	174
19.28my_pulse_struct Struct Reference	174
19.28.1 Detailed Description	174
19.29sdma_bd_cmd_and_status_s Struct Reference	174
19.29.1 Detailed Description	174
19.29.2 Field Documentation	174
19.29.2.1 C	174
19.29.2.2 COMMAND	175
19.29.2.3 D	175
19.29.2.4 E	175
19.29.2.5 l	175
19.29.2.6 L	175
19.29.2.7 R	175

xii CONTENTS

19.29.2.8 Reserved_22	76
19.29.2.9 W	76
19.30sdma_bd_t Struct Reference	76
19.30.1 Detailed Description	76
19.30.2 Field Documentation	76
19.30.2.1 buf_paddr	76
19.30.2.2 ext_buf_paddr	77
19.31 sdma_ccb_t Struct Reference	77
19.31.1 Detailed Description	77
19.32sdma_ch_ctx_t Struct Reference	77
19.32.1 Detailed Description	77
19.32.2 Field Documentation	78
19.32.2.1 dma_xfer_regs	78
19.32.2.2 g_reg	78
19.32.2.3 pc	78
19.32.2.4 scratch	78
19.32.2.5 spc	78
19.33sdma_scriptinfo_t Struct Reference	78
19.33.1 Detailed Description	79
19.33.2 Field Documentation	79
19.33.2.1 ram_microcode_info	79
19.33.2.2 script_addr_arr	79
19.34sdma_shmem_t Struct Reference	79
19.34.1 Detailed Description	79
19.34.2 Field Documentation	79
19.34.2.1 ccb_arr	79
19.34.2.2 paddr64	80
19.35wm8960_context Struct Reference	80
19.35.1 Detailed Description	80
19.35.2 Field Documentation	80

CONTENTS xiii

		19.35.2.1 adc_mute	. 1	80
		19.35.2.2 adc_volume	. 1	81
		19.35.2.3 dac_mute	. 1	81
		19.35.2.4 dac_volume	. 1	81
		19.35.2.5 hp_mute	. 1	81
		19.35.2.6 hp_volume	. 1	81
		19.35.2.7 i2c_fd	. 1	81
		19.35.2.8 i2c_num	. 1	81
		19.35.2.9 mclk	. 1	82
		19.35.2.10regs	. 1	82
		19.35.2.11sample_rate	. 1	82
		19.35.2.12sample_size	. 1	82
		19.35.2.13spk_mute	. 1	82
		19.35.2.14spk_volume	. 1	82
		19.35.2.15use_dac_lrck	. 1	82
20	File Do	ocumentation	1	83
20		ocumentation src/hardware/can/imx/canimx.c File Reference		
20	20.1 s		. 1	83
20	20.1 s 20.2 s	src/hardware/can/imx/canimx.c File Reference	. 1	83 84
20	20.1 s 20.2 s 20.3 s	src/hardware/can/imx/canimx.c File Reference	. 1 . 1	83 84 84
20	20.1 s 20.2 s 20.3 s 20.4 s	src/hardware/can/imx/canimx.c File Reference	. 1 . 1 . 1	83 84 84 84
20	20.1 s 20.2 s 20.3 s 20.4 s 20.5 s	src/hardware/can/imx/canimx.c File Reference	. 1 . 1 . 1 . 1	83 84 84 84
20	20.1 s 20.2 s 20.3 s 20.4 s 20.5 s 20.6 s	src/hardware/can/imx/canimx.c File Reference	. 1 . 1 . 1 . 1	83 84 84 85 85
20	20.1 s 20.2 s 20.3 s 20.4 s 20.5 s 20.6 s	src/hardware/can/imx/canimx.c File Reference	. 1 . 1 . 1 . 1 . 1 . 1	83 84 84 85 85
20	20.1 s 20.2 s 20.3 s 20.4 s 20.5 s 20.6 s 20.7 s	src/hardware/can/imx/canimx.c File Reference	. 1 . 1 . 1 . 1 . 1	83 84 84 85 85 86
20	20.1 s 20.2 s 20.3 s 20.4 s 20.5 s 20.6 s 20.7 s	src/hardware/can/imx/canimx.c File Reference src/hardware/can/imx/canimx.h File Reference src/hardware/can/imx/driver.c File Reference src/hardware/can/imx/mdriver.c File Reference src/hardware/can/public/hw/imx_can.h File Reference src/hardware/deva/ctrl/mx/imx_sai_dll.c File Reference src/hardware/deva/ctrl/mx/imx_sai_dll.c File Reference src/hardware/deva/ctrl/mx/imx_sai_dll.h File Reference	. 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1	83 84 84 85 85 86
20	20.1 s 20.2 s 20.3 s 20.4 s 20.5 s 20.6 s 20.7 s 20.8 s	src/hardware/can/imx/canimx.c File Reference	. 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1	83 84 84 85 85 86 86
20	20.1 s 20.2 s 20.3 s 20.4 s 20.5 s 20.6 s 20.7 s 20.8 s	src/hardware/can/imx/canimx.c File Reference	. 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1 . 1	83 84 84 85 85 86 86 86
20	20.1 s 20.2 s 20.3 s 20.4 s 20.5 s 20.6 s 20.7 s 20.8 s 20.9 s	src/hardware/can/imx/canimx.c File Reference src/hardware/can/imx/canimx.h File Reference src/hardware/can/imx/driver.c File Reference src/hardware/can/imx/mdriver.c File Reference src/hardware/can/public/hw/imx_can.h File Reference src/hardware/deva/ctrl/mx/imx_sai_dll.c File Reference 20.6.1 Detailed Description src/hardware/deva/ctrl/mx/imx_sai_dll.h File Reference 20.7.1 Detailed Description src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_wm8960/variant.h File Reference 20.8.1 Detailed Description	. 1 . 1 . 1 . 1 . 1 . 1	83 84 84 85 85 86 86 87 87

XIV

20.11src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_wm8960/wm8960.h File Reference	88
20.11.1 Detailed Description	89
20.12src/hardware/deva/ctrl/mx/proto.h File Reference	89
20.12.1 Detailed Description	89
20.13src/hardware/i2c/imx/proto.h File Reference	89
20.13.1 Detailed Description	90
20.14src/hardware/can/imx/proto.h File Reference	90
20.15src/hardware/devc/serial/imx/proto.h File Reference	90
20.16src/hardware/deva/ctrl/mx/pulse.c File Reference	91
20.16.1 Detailed Description	91
20.17src/hardware/devc/serial/imx/pulse.c File Reference	91
20.18src/hardware/devb/sdmmc/arm/imx.le.v7/bs.c File Reference	91
20.18.1 Detailed Description	92
20.19src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h File Reference	92
20.19.1 Detailed Description	92
20.20src/hardware/devb/sdmmc/sdiodi/hc/imx_hc.c File Reference	92
20.20.1 Detailed Description	93
20.21 src/hardware/devb/sdmmc/sdiodi/hc/imx_hc.h File Reference	93
20.21.1 Detailed Description	93
20.22src/hardware/devc/serial/imx/externs.c File Reference	93
20.23src/hardware/devc/serial/imx/externs.h File Reference	94
20.24src/hardware/devc/serial/imx/intr.c File Reference	94
20.25src/hardware/devc/serial/imx/tedit.c File Reference	94
20.26src/hardware/devc/serial/imx/tto.c File Reference	94
20.27src/hardware/devnp/imx/bsd_media.c File Reference	95
20.28src/hardware/devnp/imx/detect.c File Reference	95
20.29src/hardware/devnp/imx/devctl.c File Reference	95
20.30src/hardware/devnp/imx/event.c File Reference	96
20.31 src/hardware/devnp/imx/fec_imx.c File Reference	96
20.32src/hardware/devnp/imx/fec_imx.h File Reference	96

CONTENTS xv

20.33src/hardware/devnp/imx/mii.c File Reference	98
20.34src/hardware/devnp/imx/multicast.c File Reference	98
20.35src/hardware/devnp/imx/ptp.c File Reference	99
20.36src/hardware/devnp/imx/receive.c File Reference	99
20.37src/hardware/devnp/imx/stats.c File Reference	99
20.38src/hardware/devnp/imx/transmit.c File Reference	00
20.39src/hardware/etfs/nand4096/imx-micron/apbh_dma.c File Reference	00
20.40src/hardware/etfs/nand4096/imx-micron/apbh_dma.h File Reference	01
20.41 src/hardware/etfs/nand4096/imx-micron/bch_ecc.c File Reference	01
20.42src/hardware/etfs/nand4096/imx-micron/bch_ecc.h File Reference	02
20.43src/hardware/etfs/nand4096/imx-micron/chipio.c File Reference	02
20.44src/hardware/etfs/nand4096/imx-micron/chipio.h File Reference	03
20.45src/hardware/etfs/nand4096/imx-micron/devio.c File Reference	05
	06
20.46src/hardware/etfs/nand4096/imx-micron/devio.h File Reference	
20.46src/hardware/etfs/nand4096/imx-micron/devio.h File Reference       20.46.1 Macro Definition Documentation       20.46.1 Macro Definition Documentation	06
20.46.1 Macro Definition Documentation	:06
20.46.1 Macro Definition Documentation	
20.46.1 Macro Definition Documentation	:06
20.46.1 Macro Definition Documentation	:06 :07 :07
20.46.1 Macro Definition Documentation       20         20.46.1.1 ETFS_META_SIZE_PER_SUBBLOCK       20         20.46.2 Typedef Documentation       20         20.46.2.1 spare_t       20	06 07 07
20.46.1 Macro Definition Documentation       20         20.46.1.1 ETFS_META_SIZE_PER_SUBBLOCK       20         20.46.2 Typedef Documentation       20         20.46.2.1 spare_t       20         20.47 src/hardware/etfs/nand4096/imx-micron/dma_descriptor.h File Reference       20	06 07 07 07
20.46.1 Macro Definition Documentation	06 07 07 07
20.46.1 Macro Definition Documentation	:06 :07 :07 :08 :08
20.46.1 Macro Definition Documentation	06 07 07 08 08
20.46.1 Macro Definition Documentation	06 07 07 08 08 08
20.46.1 Macro Definition Documentation	06 07 07 08 08 08 09
20.46.1 Macro Definition Documentation	206 207 207 208 208 208 209 209 210
20.46.1 Macro Definition Documentation 26 20.46.1.1 ETFS_META_SIZE_PER_SUBBLOCK 21 20.46.2 Typedef Documentation 26 20.46.2.1 spare_t 22 20.47src/hardware/etfs/nand4096/imx-micron/dma_descriptor.h File Reference 26 20.48src/hardware/etfs/nand4096/imx-micron/gpmi_pio.c File Reference 26 20.49src/hardware/etfs/nand4096/imx-micron/gpmi_pio.h File Reference 26 20.50src/hardware/flash/boards/qspi-imx/f3s_qspi_h File Reference 26 20.51src/hardware/flash/boards/qspi-imx/f3s_qspi_close.c File Reference 26 20.52src/hardware/flash/boards/qspi-imx/f3s_qspi_erase.c File Reference 26 20.53src/hardware/flash/boards/qspi-imx/f3s_qspi_ident.c File Reference 26 20.54src/hardware/flash/boards/qspi-imx/f3s_qspi_main.c File Reference 26 20.54src/hardware/flash/boards/qspi-imx/f3s_qspi_main.c File Reference 26	206 207 207 208 208 208 209 210
20.46.1 Macro Definition Documentation 20.46.1.1 ETFS_META_SIZE_PER_SUBBLOCK 20.46.2 Typedef Documentation 20.46.2.1 spare_t 20.47src/hardware/etfs/nand4096/imx-micron/dma_descriptor.h File Reference 20.48src/hardware/etfs/nand4096/imx-micron/gpmi_pio.c File Reference 20.49src/hardware/etfs/nand4096/imx-micron/gpmi_pio.h File Reference 20.50src/hardware/flash/boards/qspi-imx/f3s_qspi_close.c File Reference 20.51src/hardware/flash/boards/qspi-imx/f3s_qspi_close.c File Reference 20.52src/hardware/flash/boards/qspi-imx/f3s_qspi_erase.c File Reference 20.53src/hardware/flash/boards/qspi-imx/f3s_qspi_ident.c File Reference 20.54src/hardware/flash/boards/qspi-imx/f3s_qspi_main.c File Reference 20.55src/hardware/flash/boards/qspi-imx/f3s_qspi_main.c File Reference 20.55src/hardware/flash/boards/qspi-imx/f3s_qspi_open.c File Reference 20.55src/hardware/flash/boards/qspi-imx/f3s_qspi_open.c File Reference	206 207 207 208 208 208 209 210 210

xvi CONTENTS

20.59src/hardware/flash/boards/qspi-imx/f3s_qspi_status.c File Reference
20.60src/hardware/flash/boards/qspi-imx/f3s_qspi_sync.c File Reference
20.61 src/hardware/flash/boards/qspi-imx/f3s_qspi_write.c File Reference
20.62src/hardware/flash/boards/qspi-imx/imx_fc_qspi.c File Reference
20.63src/hardware/flash/boards/qspi-imx/imx_fc_qspi.h File Reference
20.63.1 Typedef Documentation
20.63.1.1 imx_qspi_t
20.64src/hardware/flash/boards/qspi-imx/qspi_cmds.c File Reference
20.65src/hardware/flash/boards/qspi-imx/qspi_cmds.h File Reference
20.66src/hardware/i2c/imx/bus_speed.c File Reference
20.66.1 Detailed Description
20.67src/hardware/i2c/imx/common.c File Reference
20.67.1 Detailed Description
20.68src/hardware/i2c/imx/fini.c File Reference
20.68.1 Detailed Description
20.69src/hardware/i2c/imx/info.c File Reference
20.69.1 Detailed Description
20.70src/hardware/i2c/imx/init.c File Reference
20.70.1 Detailed Description
20.71 src/hardware/devc/serial/imx/init.c File Reference
20.72src/lib/dma/sdma/init.c File Reference
20.73src/hardware/i2c/imx/lib.c File Reference
20.73.1 Detailed Description
20.74src/hardware/i2c/imx/options.c File Reference
20.74.1 Detailed Description
20.75src/hardware/devc/serial/imx/options.c File Reference
20.76src/hardware/i2c/imx/recv.c File Reference
20.76.1 Detailed Description
20.77src/hardware/i2c/imx/send.c File Reference
20.77.1 Detailed Description

CONTENTS xvii

	20.78src/hardware/i2c/imx/slave_addr.c File Reference	220
	20.78.1 Detailed Description	220
	20.79src/hardware/i2c/imx/version.c File Reference	221
	20.79.1 Detailed Description	221
	20.80src/hardware/i2c/imx/wait.c File Reference	221
	20.80.1 Detailed Description	221
	20.81 src/hardware/support/wdtkick/main.c File Reference	221
	20.82src/hardware/devc/serial/imx/main.c File Reference	222
	20.83src/lib/dma/sdma/api.c File Reference	222
	20.84src/lib/dma/sdma/cmd.c File Reference	222
	20.85src/lib/dma/sdma/imx/microcode.h File Reference	223
	20.86src/lib/dma/sdma/imx/script.c File Reference	223
	20.87src/lib/dma/sdma/irq.c File Reference	223
	20.88src/lib/dma/sdma/sdma.h File Reference	224
	20.89src/lib/dma/sdma/sync.c File Reference	225
	20.90src/utils/r/rtc/nto/arm/clk_mx7srtc.c File Reference	225
	20.90.1 Detailed Description	225
	20.91 src/utils/r/rtc/nto/clk_net.c File Reference	226
	20.91.1 Detailed Description	226
	20.92src/utils/r/rtc/nto/support.c File Reference	226
	20.92.1 Detailed Description	226
	20.93src/utils/r/rtc/qnxrtc.c File Reference	226
	20.93.1 Detailed Description	227
	20.94src/utils/r/rtc/rtc.h File Reference	227
	20.94.1 Detailed Description	227
Inc	lex	229

# **Chapter 1**

# **BSP Overview**

## 1.1 MCIMX7-SABRE board

Provided BSP relates to MCIMX7-SABRE board, rev. C



2 BSP Overview

## **Chapter 2**

## How to start

## 2.1 How to import BSP into Momentics IDE

Before working with a BSP in the IDE, you must first import it. When you import the BSP source, the IDE creates a System Builder project.

To import the BSP source code:

- 1. Select File in QNX Momentics IDE menu and click on Import.
- 2. In opened Import window expand the QNX folder.
- 3. Select QNX Source Package and BSP (archive) from the list and click on Next button.
- 4. In the **Select the archive file** dialog click on **Browse...** button and then choose the BSP archive using the file browser.
- 5. Click on Next button.
- 6. In the Package selected to import dialog choose the BSP you want. You'll see a description of it.
- 7. Click on Next button.
- 8. Click Finish. All the projects will be created and the source brought from the archive.

#### 2.2 How to create bootable SD card

You can use any or several different methods to prepare QNX bootable SD card.

The U-Boot utility offers many different ways to boot an image from the SD slot.

4 How to start

#### 2.2.1 How to use Windows (7) to prepare and partition a bootable SD card

- 1. Build the BSP to produce the IPL and IFS images in the /images directory.
- 2. Convert IPL into BINARY format.

Run DOS command line (press Windows key + R, type cmd and press ENTER):

```
1 Microsoft Windows [Version 6.1.7601]
2 Copyright (c) 2009 Microsoft Corporation. All rights reserved.
3
4 c:\>_
```

Set QNX environment variables by **qnx660-env.bat** batch. This batch is stored in qnx660 installation path, by default in **c:/qnx660/** place.

```
1 Microsoft Windows [Version 6.1.7601]
2 Copyright (c) 2009 Microsoft Corporation. All rights reserved.
3
4 c:\>c:\qnx660\qnx660-env.bat
5
6 c:\>REM This script is sets environment variables requires to use this version
7 of QNX Software Development Platform 6.6
8
9 c:\>REM from the command line.
10
11 ...
12
13 c:\>_
```

Change directory path into **bsp-nxp-mx7d-sabre-sdp660** (for example: c:/QNX\_Momentics/bsp-nxp-mx7d-sabre-sdp660/) and run the ntoarmv7-objcopy utility with correspond parameters:

```
1 c:\>cd c:\QNX_Momentics\bsp-nxp-mx7d-sabre-sdp660\
2
3 c:\QNX_Momentics\bsp-nxp-mx7d-sabre-sdp660\>ntoarmv7-objcopy
4 --input-format=elf32-littlearm --output-format=binary
5 install/armle-v7/boot/sys/ipl-imx-sabre images/ipl-imx-sabre.bin
6
7 c:\QNX_Momentics\bsp-nxp-mx7d-sabre-sdp660\>_
```

The images directory should now have a file called ipl-imx-sabre.bin.

- 3. Insert the SD card into the reader. If inserted SD card contains one FAT16 or FAT32 partition, skip 4. 9. steps and continue by step 10.
- 4. Start diskpart utility in command line:

```
1 c:\>diskpart
2
3 Microsoft DiskPart version 6.1.7601
4 Copyright (C) 1999-2008 Microsoft Corporation.
5 On computer: ...
6
7 DISKPART>_
```

5. Select disk (SD card) to partition:

#### In list above, **Disk 1** is a SD card (according disk size).

```
1 DISKPART> select disk 1
2
3 Disk 1 is now the selected disk.
4
5 DISKPART>_
```

#### 6. Delete disk (SD card) partition(s):

#### Delete all available partitions...

```
1 DISKPART> select part 1
3 Partition 1 is now the selected partition.
5 DISKPART> delete part
7 DiskPart successfully deleted the selected partition.
9 DISKPART> select part 1
11 Partition 1 is now the selected partition.
13 DISKPART> delete part
14
15 DiskPart successfully deleted the selected partition.
16
17 DISKPART> select part 1
18
19 Partition 1 is now the selected partition.
20
21 DISKPART> delete part
23 DiskPart successfully deleted the selected partition.
24
25 DISKPART>_
```

## 7. Create primary partition:

6 How to start

```
1 DISKPART> create part pri
2
3 DiskPart succeeded in creating the specified partition.
4
5 DISKPART>_
```

8. Exit from diskpart utility:

```
1 DISKPART> exit
2
3 Leaving DiskPart...
4
5 c:\>_
```

9. Format SD cart to FAT32 file system:

Type format G: /FS:FAT32 /Q to command line.

Used parameters:

- G: SD card driver letter. Make sure you select the correct disk! Wrong selected driver letter cause data lost.
- /FS:FAT32 Specifies the type of the file system.
- /Q Performs a quick format.

```
1 c:\>format G: /FS:FAT32 /Q
2
3 Insert new disk for drive G:
4 and press ENTER when ready...
```

#### Press ENTER...

```
1 The type of the file system is NTFS.
2 The new file system is FAT32.
3 QuickFormatting 7579M
4 Initializing the File Allocation Table (FAT)...
```

#### Enter volume label (e.g. QNX).

1 Volume label (11 characters, ENTER for none)? QNX

#### Press ENTER...

```
1 Format complete.
2          7.4 GB total disk space.
3          7.4 GB are available.
4
5          4,096 bytes in each allocation unit.
6          1,936,127 allocation units available on disk.
7
8          32 bits in each FAT entry.
9
10          Volume Serial Number is D00F-4F25
11
12 c:\>_
```

#### 10. Copy the IPL to the SD card:

For copying IPL/u-boot to the booting SD card is possible to use **cfimager** utility. cfimager utility can be downloaded here.

```
1 c:\>cfimager -raw -offset 0x400 -skip 0x400 -f ipl-imx-sabre.bin -d G 2 3 c:\>_
```

Used parameters:

- · -raw Write Image to physical location.
- · -offset 0x400 Physical location offset.
- -skip 0x400 Skip how many byte of firmware image.
- -f u-boot.bin Input firmware file, IPL/u-boot binary file.
- -d G Card reader drive letter without colon (e.g driver letter G).
- 11. Copy the QNX-IFS image to the SD card:

12. Remove the SD card from the card reader and insert SD card onto the selected boot slot on target board.

# 2.2.2 How to use Linux Ubuntu to prepare and partition a bootable SD card

- 1. Build the BSP to produce the IPL and IFS images in the /images directory.
- 2. Run the **mkflashimage** script from the /**images** directory. The images directory should now have a file called **ipl-imx-sabre.bin**.
- 3. Insert the SD card into the reader.
- 4. From the terminal, run the following command, once with the SD card out of the reader:

```
1 $ mount 2 . . .
```

Note the mounted devices listed. Now insert the card and run the same command a second time.

```
1 $ mount
2 . . .
3 /dev/sda1
```

When the command is run with the card inserted, an additional device should appear (in this case **sda1**). This additional device is the target device. For the remainder of these instructions, we will use **sda1** the device used.Please substitute your own device, which you got by running mountpoint

5. If inserted SD card contains one FAT16 or FAT32 partition, skip 6. - 13. steps and please continue by step 14.

Log on with administrator privileges, then run the following commands, substituting your device for sda1.

6. Build a new DOS disk label:

```
1 $ sudo fdisk /dev/sda
2
3 Command (m for help): u
4 Changing display/entry units to cylinders (DEPPRECATED!)
5
6 Command (m for help): o
7
8 Building a new DOS disklabel with disk identifier 0xcdd1b702.
9 Changes will remain in memory only, until you decide to write them.
```

8 How to start

```
10 After that, of course, the previous content won't be recoverable.
11
12 Warning: invalid flag 0x0000 of partition table 4 will be corrected by write.
13 WARNING: cylinders as display units are deprecated. Use command
14 'u' to change units to sectors.
15
16 Command (m for help): d
17 Selected partition 1
```

7. Remove the existing partitions. Keep entering the d command until no partitions are left:

```
1 Command (m for help): d
2 No partition is defined yet!
```

8. Create a new partition:

```
1 Command (m for help): n
2 Partition type:
3 p - primary (0 primary, 0 extended, 4 free)
4 e - extended
```

9. Set the partition as the primary partition:

```
1 Select (default p): p
2
3 Partition number (1-4, default 1): 1
4
5 First cylinder (1-240, default 1): 1
6
7 Last cylinder, (100-240, default 240): <ENTER>
8
9 Using default value 240
```

10. Set the active partition:

```
1 Command (m for help): a
2 Partition number (1-4): 1
```

11. Set the partition type:

```
1 Command (m for help): t
2 Selected partition 1
3
4 Hex code (type L to list codes): c
5 Changed system type of partition 1 to c (W95 FAT32 (LBA))
```

12. Write the changes:

```
1 Command (m for help): w
2
3 The partition table has been altered!
4
5 Calling ioctl() to re-read partition table.
6 Syncing disks.
```

13. Format the SD card:

```
1 $ sudo mkfs.vfat /dev/sda1
2 mkfs.msdos 3.0.12 (29 Oct 2011)
```

14. Copy the IPL to the SD card:

```
1 $ sudo dd if=ipl-imx-sabre.bin of=/dev/sda bs=512 seek=2
2 skip=2
3 37+1 records in
4 37+1 records out
5 19268 bytes (19 KB) copied, 0.0178466s, 1.1 MB/s
6
7 $ sync
```

The SD card should appear in the list of mounted devices. If it does not appear, remove and re-insert it.


15. Copy the QNX IFS to the SD card by copying to the local mount point. Run mount again to find out your mount point:

```
1 $ mount
2 . . .
3 /dev/sda1 on /media/074B-DAC7
4 $ cp QNX-IFS /media/074B-DAC7
5
6 $ sync
```

16. Remove the SD card from the card reader and insert SD card onto the selected boot slot on target board.

## 2.3 How to configure the board switches

The NXP MCIMX7-SABRE board DIP switches should be set as shown below to select the desired functionality.



#### 2.4 Start QNX on MCIMX7-SABRE board

- 1. Insert SD card with IPL and QNX-IFS image onto the selected boot slot on target board.
- 2. Connect a USB cable between the board's DEBUG UART (J11) and the USB port of your host machine (e.g. /dev/ttyS\* on Linux, COM1 on Windows, etc).

On your host machine, start your favourite terminal (e.g. TeraTerm, Putty, ...) program with these settings:

Baudrate: 115200Data: 8 bitsParity: NoneFlow control: None

- 3. Connect external 5VDC power supply onto J1 connector on MCIMX7-SABRE board.
- 4. Power up the board by SW1 PWR ON switch.

You should see output from IPL on your terminal console, similar to the following:

```
1 Welcome to QNX Neutrino Initial Program Loader for NXP i.MX7D Sabre (ARM Cortex-A7)
2 Command:
3 Press 'D' for serial download, using the 'sendnto' utility
4 Press 'M' for SDMMC download, IFS filename MUST be 'QNX-IFS'.
```

10 How to start

#### For QNX booting from SD1 BOOT card press 'M' letter.

```
1 SDMMC download...
2 load image done.
                          @ 0x88000008
3 Found image
4 Jumping to startup
                           @ 0x80805588
6 SCU_CONFIG = 00000002, 2 cpus
7 Enabling Dcache and MMU
8 CPU0: L1 Icache: 1024x32
9 CPU0: L1 Dcache: 512x64 WB
10 CPU0: L2 Dcache: 8192x64 WB
11 CPU0: VFP-d32 FPSID=41023075
12 CPU0: NEON MVFR0=10110222 MVFR1=11111111
13 CPU0: 410fc075: Cortex A7 rev 5 996MHz
14
15 Set recommended MCU voltages:
16
      PMIC: SW1A = 1075 \text{ mV}
17
      PMIC: SW1B = 1000 \text{ mV}
19 Detected i.MX7 Dual, revision TO1.1
20 Detected board revision: C
21
22 PLL_ARM
            : 996MHz
23 PLL_SYS
             : 480MHz
24 PLL_ENET : 1000MHz
25 PLL USB
             : 480MHz
26 PLL_AUDIO : 689MHz
27 PLL_VIDEO : 24MHz
28 PLL_DRAM : 792MHz
              : 996000kHz
29 Cortex-A7
30 Cortex-M4
               : 240000kHz
31 AHB clock
               : 135000kHz
32 IPG clock
               : 67500kHz
               : 332308kHz
33 AXI clock
34 DDR clock
               : 198000kHz
35 PLL_SYS PFD0 clock: 392728kHz
36 PLL_SYS PFD1 clock: 332308kHz
37 PLL_SYS PFD2 clock: 270000kHz
38 PLL_SYS PFD3 clock : 576000kHz
39 PLL_SYS PFD4 clock: 480000kHz
40 PLL_SYS PFD5 clock : 480000kHz
41 PLL_SYS PFD6 clock : 480000kHz
42 PLL_SYS PFD7 clock: 480000kHz
43 UART1 clock : 80000kHz
                : 24000kHz
44 GPT1 clock
45 ECSPI1 clock : 60000kHz
                : 120000kHz
46 EIM clock
47 NAND clock
               : 480000kHz
48 QSPI clock
              : 240000kHz
49 USDHC1 clock : 196364kHz
50 USDHC2 clock : 196364kHz
51 USDHC3 clock : 392728kHz
52
53 decompressing...done
54 CPU1: L1 Icache: 1024x32
55 CPU1: L1 Dcache: 512x64 WB
56 CPU1: L2 Dcache: 8192x64 WB
57 CPU1: VFP-d32 FPSID=41023075
58 CPU1: NEON MVFR0=10110222 MVFR1=11111111
59 CPU1: 410fc075: Cortex A7 rev 5 996MHz
60 alloc_syspage_memory: syspage size:00001ab8 _syspage_ptr:80017000
61 callout_io_map: mapping paddr:31001000 returns:fc40e000
62 callout_io_map: mapping paddr:31002000 returns:fc40f000
```

```
63 callout_io_map: mapping paddr:30200000 returns:fc411000
64 callout_io_map: mapping paddr:30210000 returns:fc412000
65 callout_io_map: mapping paddr:30220000 returns:fc413000
66 callout_io_map: mapping paddr:30230000 returns:fc414000
67 callout_io_map: mapping paddr:30240000 returns:fc415000
68 callout_io_map: mapping paddr:30250000 returns:fc416000
69 callout_io_map: mapping paddr:30260000 returns:fc417000
70 callout_io_map: mapping paddr:31001000 returns:fc418000
71 callout_io_map: mapping paddr:30280000 returns:fc419000
72 callout_io_map: mapping paddr:302d0000 returns:fc429000
73 callout_io_map: mapping paddr:30860000 returns:fc42a000
74 callout_io_map: mapping paddr:30860000 returns:fc43a000
75 callout_io_map: mapping paddr:30860000 returns:fc44a000
76 cpu_startnext: cpu1 -> fc409844
77
78 System page at phys:80017000 user:fc408000 kern:fc408000
79 Starting next program at vfe05ee3c
80 cpu_startnext: cpu0 -> fe05ee3c
81 Welcome to QNX Neutrino 6.6.0 on the i.mx7 Sabre (ARM Cortex-A7)
82 Starting Watchdog driver...
83 Starting Serial driver (/dev/ser1)...
84 Starting I2C1, 2, 3, 4 driver (/dev/i2c1, 2, 3, 4) ...
85 Starting SD1 memory card driver (/dev/sdx)...
86 Starting Ethernet driver (/dev/socket)...
87 Starting USB OTG1 USB OTG2 controllers in the host mode (/dev/io-usb/*)...
88 Starting CAN driver (/dev/can1/*)...
89 Starting RTC utility ...
90 setting env variables.
91 Launching devb-umass...
92
93 #
```

12 How to start

## **Chapter 3**

## **Release Notes**

This is a release note for QNX6.6.0 BSP for MCIMX7-SABRE board (rev. C)

BSP information	
Board	NXP MCIMX7-SABRE board, rev. C
BSP file	bsp-nxp-mx7d-sabre-qnx660-byymmdd.zip
Software Development Platform	QNX SDP 6.6.0
BSP Version	v1.0
Release Date	Jun, 2016
Producer	NXP Semiconductors

### 3.1 Installation

Please refer to the BSP Setup Manual for specific instructions on using this BSP with the specified target device.

#### 3.2 Uninstallation

In order to uninstall the BSP, please just do a simple thing is delete bsp-nxp-mx7d-sabre-qnx660-byymmdd.zip file and extracted bsp-nxp-mx7d-sabre-qnx660-byymmdd folder from your system.

If using QNX IDE, delete the project by doing mouse right click on BSP project and selecting 'delete' option. When prompted select "Delete project contents on disk".

## 3.3 BSP Structure & Content

This BSP is based on BSP\_freescale\_imx6x-sabreARD\_br-660 and BSP\_freescale-imx6SoloX-sabre-sdb\_br-660 BSPs and contains following drivers:

- IPL/Startup
- · Audio driver

14 Release Notes

- · SD/eMMC driver
- · Debug serial driver
- · DMA library
- · I2C driver
- · CAN driver
- · Network driver
- · USB driver
- · Flash driver
- · Nand driver
- · Watchdog utility
- · RTC driver

#### **BSP Directory structure:**

```
<bsp-nxp-mx7d-sabre-qnx660-byymmdd>
+-- <images> : where the resultant boot images are places : gets populated at the beginning of the BSP
+-- <install>
                             build process
+-- <prebuilt>
                          : contains the binaries, system binaries,
                              buidfiles, libraries, and header files that
                            are shipped with the BSP
                        : stored the whole source files of BSP
: BSP source files
: stores CAN driver source files
+-- <src>
   +-- <hardware>
      +-- <can>
        +-- <deva>
                          stores Audio driver source filesstores SD card and eMMC driver source filesstores Serial driver source files
        +-- <devb>
        +-- <devc>
                          : stores Network driver source files : stores USB2.0 driver source files
        +-- <devnp>
        +-- <devu>
                          : stores USB device driver source files
        | +-- <dc>
       +-- <etfs>
+-- <flash>
+-- <i2c>
        +-- <etfs>
                          : stores NAND driver source files
                           : stores QSPI flash driver source files
                          : stores I2C driver source files
        +-- <ipl>
                          : stores IPL source files
        +-- <startup>
                          : stores Startup source files
        +-- <support>
       | +-- <wdtkick> : stores watch dog timer utility source files
   +-- Makefile
                          : compiling make file
+-- source.xml
                            : some information about BSP, CPU name
```

## 3.4 BSP Change History

CREATED: 06.02.2016 MODIFIED: 06.02.2016

HISTORY: 06.02.2016: v1.0

Initial version established

3.5 Known Limitations 15

## 3.5 Known Limitations

- 1. Flash driver (devf-qspi-imx) does not support Rx DMA transfer.
- 2. Nand driver (fs-etfs-imx-micron) supports only MT29F8G08xxxxx memory.
- 3. CAN driver (dev-can-mx7) doesn't support an external clock select.
- 4. SPI master driver is not supported yet.

16 Release Notes

## **Chapter 4**

## Ethernet driver for io-pkt (devnp-fec-imx.so)

This part describes an Ethernet driver.

#### **Functions**

- void bsd mii mediastatus (struct ifnet \*ifp, struct ifmediareg \*ifmr)
- int bsd mii mediachange (struct ifnet \*ifp)
- void bsd\_mii\_initmedia (imx\_fec\_dev\_t \*imx\_fec)
- void dump\_mbuf (struct mbuf \*m, uint32\_t length)
- void \* imx\_rx\_thread (void \*arg)
- void imx\_rx\_thread\_quiesce (void \*arg, int die)
- void DumpMAC (imx fec dev t \*imx fec)
- void DumpPhy (imx\_fec\_dev\_t \*imx\_fec)
- void imx\_speeduplex (imx\_fec\_dev\_t \*imx\_fec)
- int imx\_detect (void \*dll\_hdl, struct \_iopkt\_self \*iopkt, char \*options)
- int imx\_ioctl (struct ifnet \*ifp, unsigned long cmd, caddr\_t data)
- int imx process queue (void \*arg, struct nw work thread \*wtp)
- int imx\_enable\_queue (void \*arg)
- const struct sigevent \* imx\_isr (void \*arg, int iid)
- int imx\_enable\_interrupt (void \*arg)
- int imx\_process\_interrupt (void \*arg, struct nw\_work\_thread \*wtp)
- void imx\_set\_multicast (imx\_fec\_dev\_t \*)
- void imx\_start (struct ifnet \*)
- void imx\_transmit\_complete (imx\_fec\_dev\_t \*, uint8\_t)
- int imx\_set\_tx\_bw (imx\_fec\_dev\_t \*imx\_fec, struct ifdrv \*ifd)
- int imx\_output (struct ifnet \*, struct mbuf \*, struct sockaddr \*, struct rtentry \*)
- int imx\_receive (imx\_fec\_dev\_t \*, struct nw\_work\_thread \*, uint8\_t)
- void imx\_MDI\_MonitorPhy (void \*)
- void imx init phy (imx fec dev t\*)
- int imx\_get\_phy\_addr (imx\_fec\_dev\_t \*)
- int imx\_setup\_phy (imx\_fec\_dev\_t \*imx\_fec)
- void imx\_sabreauto\_rework (imx\_fec\_dev\_t \*imx\_fec)
- uint16\_t imx\_mii\_read (void \*handle, uint8\_t phy\_add, uint8\_t reg\_add)
- void imx mii write (void \*handle, uint8 t phy add, uint8 t reg add, uint16 t data)
- void imx\_mii\_callback (void \*handle, uchar\_t phy, uchar\_t newstate)
- void imx bcm54220 phy init (imx fec dev t \*imx fec)
- void imx\_update\_stats (imx\_fec\_dev\_t \*)

```
void imx_clear_stats (imx_fec_dev_t *)
int imx_ptp_start (imx_fec_dev_t *)
void imx_ptp_stop (imx_fec_dev_t *)
int imx_ptp_is_eventmsg (struct mbuf *, ptpv2hdr_t **)
void imx_ptp_add_rx_timestamp (imx_fec_dev_t *, ptpv2hdr_t *, mpc_bd_t *)
void imx_ptp_add_tx_timestamp (imx_fec_dev_t *, ptpv2hdr_t *, mpc_bd_t *)
int imx_ptp_get_rx_timestamp (imx_fec_dev_t *, ptp_extts_t *)
int imx_ptp_get_tx_timestamp (imx_fec_dev_t *, ptp_extts_t *)
int imx_ptp_ioctl (imx_fec_dev_t *, struct ifdrv *)
void imx_ptp_get_cnt (imx_fec_dev_t *, ptp_time_t *)
void imx_ptp_set_cnt (imx_fec_dev_t *, ptp_time_t)
void imx_ptp_set_compensation (imx_fec_dev_t *, ptp_comp_t)
void imx_ptp_cal (imx_fec_dev_t *imx_fec)
int imx_tx (imx_fec_dev_t *imx_fec, struct mbuf *m, uint8_t queue)
```

## 4.1 Detailed Description

This part describes an Ethernet driver. Start of Ethernet driver is performed during QNX boot sequence via following commands in build file (name of the Ethernet driver is passed like a parameter into io-pkt networking stack):

```
io-pkt-v4 -d fec-imx
waitfor /dev/socket
```

After execution of both commands all available Ethernet controllers will be attached and hooked up to io-pkt networking stack and socket device will be created.

Next step is IP addresses assignment. This can be performed via ifconfig command.

```
ifconfig fec0 xxx.xxx.xxx
ifconfig fec1 xxx.xxx.xxx
```

Or IP addresses can be assigned automatically with use of DHCP. In that case you have to run DHCP client utility for every Ethernet interface you want to use. IP address assignment via DHCP can take a while.

```
dhcp.client -i fec0
dhcp.client -i fec1
```

After execution of this commands related Ethernet interfaces will be enabled and marks as UP in log of ifconfig utility. Output of ifconfig command should look like this(in this example interface fec0 in not connected to network):

More detailed information about Ethernet interfaces can be displayed using nicinfo utility.

Functionality of the Ethernet interface is possible to briefly check using ping utility.

By default Ethernet driver is executed with no input parameters. For possible parameters please see src/hardware/devnp/imx/devnp-fec-imx.use file.

# 4.2 Function Documentation

# 4.2.0.0.1 void bsd\_mii\_initmedia ( imx\_fec\_dev\_t \* imx\_fec )

This function is called from imx\_attach() in detect.c to hook up to the bsd media structure. Not entirely unlike kissing a porcupine, we must do so carefully, because we do not want to use the bsd mii management structure, because this driver uses the io-net2 lib/drvr mii code.

#### **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
---------	--

Definition at line 281 of file bsd\_media.c.

# 4.2.0.0.2 int bsd\_mii\_mediachange ( struct ifnet \* ifp )

This is a callback, made by the bsd media code. We passed a pointer to this function during the ifmedia\_init() call in bsd\_mii\_initmedia(). This function is called when someone makes an ioctl into us, we call into the generic ifmedia source, and it make this callback to actually force the speed and duplex, just as if the user had set the cmd line options.

#### **Parameters**

ifp Pointer to a structure containing data shared between Ethernet driver and io-pkt stack.

# Returns

Function returns always 1.

Definition at line 164 of file bsd\_media.c.

# 4.2.0.0.3 void bsd mii mediastatus ( struct ifnet \* ifp, struct ifmediareq \* ifmr )

This is a callback, made by the bsd media code. We passed a pointer to this function during the ifmedia\_init() call in bsd\_mii\_initmedia().

# **Parameters**

ifp	Pointer to a structure containing data shared between Ethernet driver and io-pkt stack.
ifmr	Input parameter.

Definition at line 43 of file bsd\_media.c.

# 4.2.0.0.4 void dump\_mbuf ( struct mbuf \* m, uint32\_t length )

Function prints out Tx/Rx packet buffers.

m	Pointer to packet buffer.
length	Length of the buffer.

Definition at line 71 of file detect.c.

# 4.2.0.0.5 void DumpMAC ( $imx_fec_dev_t * imx_fec$ )

Function prints out actual configuration of ENET registers.

#### **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
---------	--

Definition at line 1084 of file detect.c.

# 4.2.0.0.6 void DumpPhy ( imx\_fec\_dev\_t \* imx\_fec )

Function prints out actual configuration of PHY chip registers.

## **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
---------	--

Definition at line 1123 of file detect.c.

# 4.2.0.0.7 void imx\_bcm54220\_phy\_init ( imx\_fec\_dev\_t \* imx\_fec )

Specific initialization of Broadcom BCM54220 PHY used on iMX7D board.

# **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.

Definition at line 455 of file mii.c.

# 4.2.0.0.8 void imx\_clear\_stats ( imx\_fec\_dev\_t \* imx\_fec )

Clear statistics. Called from imx\_init().

# **Parameters**

imx_fec	Pointer to structure containing data of the ENET device.
---------	--

Definition at line 122 of file stats.c.

# 4.2.0.0.9 int imx\_detect ( void \* dll\_hdl, struct\_iopkt\_self \* iopkt, char \* options )

Function performs attaching of all available Ethernet controllers.

## **Parameters**

dll_hdl	An opaque pointer that identifies the shared module within io-pkt.
iopkt	A structure used by the stack to reference its own internals.
options	The options string passed by the user.

## **Returns**

**Execution status** 

# **Return values**

0	Success, OK.
-1	On error, Could not attach any Ethernet controller.

Definition at line 1384 of file detect.c.

# 4.2.0.0.10 int imx\_enable\_interrupt (void \* arg)

Function enables all Tx interrupts.

## **Parameters**

	arg	Pointer to a structure containing data of the ENET device.
--	-----	--

# Returns

Execution status.

# Return values

1 Success.

Definition at line 184 of file event.c.

# 4.2.0.0.11 int imx\_enable\_queue (void \* arg)

Pseudo interrupt for Rx queue.

arg	Pointer to a structure containing data of the ENET device.

## Returns

Execution status.

## Return values

1 Success.

Definition at line 68 of file event.c.

# 4.2.0.0.12 int imx\_get\_phy\_addr ( imx\_fec\_dev\_t \* imx\_fec )

Function finds out ID of connected PHY device.

#### **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
---------	--

# Returns

ID of connected PHY.

## **Return values**

-1 If no PHY found.

Definition at line 315 of file mii.c.

# 4.2.0.0.13 void imx\_init\_phy ( imx\_fec\_dev\_t \* imx\_fec )

Final initialization common for Atheros, Kendin, Broadcom and Marvel PHYs.

## **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.

Definition at line 390 of file mii.c.

# 4.2.0.0.14 int imx\_ioctl ( struct ifnet \* ifp, unsigned long cmd, caddr\_t data )

Driver's IOCTL function.

ifp	Pointer to a structure containing data shared between Ethernet driver and io-pkt stack.	
cmd	IOCTL command.	
data	Address containing IOCTL data.	

#### Returns

Execution status.

Definition at line 63 of file devctl.c.

# 4.2.0.0.15 const struct sigevent \* imx\_isr ( void \* arg, int iid )

This is the interrupt handler which directly masks off the hardware interrupt at the ENET hw.

#### **Parameters**

arg	Pointer to a structure containing data of the ENET device.
iid	Unused parameter.

## Returns

Flag of certain receive interrupt.

Definition at line 106 of file event.c.

# 4.2.0.0.16 void imx\_MDI\_MonitorPhy (void \* arg)

Function is periodically called by io-pkt to probe PHY state and to clean out TX descriptor ring.

# **Parameters**

arg	Pointer to a structure containing data of the ENET device.

Definition at line 264 of file mii.c.

# 4.2.0.0.17 void imx\_mii\_callback ( void \* handle, uchar\_t phy, uchar\_t newstate )

Callback function executed when PHY link state changes.

# **Parameters**

handle	dle Pointer to a structure containing data of the ENET device.	
phy	Identifier of the PHY on MDIO management bus.	
newstate	New link state.	

Definition at line 116 of file mii.c.

# 4.2.0.0.18 uint16\_t imx\_mii\_read ( void \* handle, uint8\_t phy\_add, uint8\_t reg\_add )

Callback function to read PHY registers.

handle Pointer to a structure containing data of the ENET device	
phy_add	Address of PHY on MDIO management bus.
reg_add	Register address.

## Returns

Read value.

Definition at line 45 of file mii.c.

# 4.2.0.0.19 void imx\_mii\_write ( void \* handle, uint8\_t phy\_add, uint8\_t reg\_add, uint16\_t data )

Callback function to write data into PHY registers

## **Parameters**

handle	Pointer to a structure containing data of the ENET device.
phy_add	Address of PHY on MDIO management bus.
reg_add	Register address.
data	Data to be written into PHY.

Definition at line 84 of file mii.c.

# 4.2.0.0.20 int imx\_output ( struct ifnet \* *ifp*, struct mbuf \* *m*, struct sockaddr \* *dst*, struct rtentry \* *rt* )

Function to transmit AVB packets.

# **Parameters**

ifp	Pointer to structure containing data shared between Ethernet driver and io-pkt stack.	
m	Packet mbuffer.	
dst	Pointer to structure containing destination address.	
rt	Pointer to a structure of an entry in the kernel routing table.	

## Returns

Status of the packet transmission.

# Return values

ENOBUFS	No buffer space available.

Definition at line 448 of file transmit.c.

# 4.2.0.0.21 int imx\_process\_interrupt ( void \* arg, struct nw\_work\_thread \* wtp )

Tx interrupts processing.

#### **Parameters**

arg	Pointer to a structure containing data of the ENET device.
wtp	Pointer to new working thread.

#### Returns

Execution status.

#### Return values

1 Succe	SS.
---------	-----

Definition at line 211 of file event.c.

# 4.2.0.0.22 int imx\_process\_queue ( void \* arg, struct nw\_work\_thread \* wtp )

Pseudo interrupt for Rx queue.

## **Parameters**

arg	Pointer to a structure containing data of the ENET device.
wtp	Pointer to new working thread.

# Returns

Execution status.

## **Return values**

1	Success.

Definition at line 40 of file event.c.

# 4.2.0.0.23 void imx\_ptp\_add\_rx\_timestamp ( imx\_fec\_dev\_t \* imx\_fec, ptpv2hdr\_t \* ph, mpc\_bd\_t \* bd )

This function inserts RX timestamp into the corresponding buffer (depends on the message type). If the corresponding buffer already full, the timestamp will be inserted into the start of the buffer.

imx_fec	Pointer to a structure containing data of the ENET device.
ph	Pointer to packet header.
bd	pointer to receive buffer descriptor.

Definition at line 259 of file ptp.c.

# 4.2.0.0.24 void imx\_ptp\_add\_tx\_timestamp ( imx\_fec\_dev\_t \* imx\_fec, ptpv2hdr\_t \* ph, mpc\_bd\_t \* bd )

This function inserts TX timestamp into the corresponding buffer (depends on the message type). If the corresponding buffer already full, the timestamp will be inserted into the start of the buffer.

#### **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
ph	Pointer to packet header.
bd	pointer to receive buffer descriptor.

Definition at line 295 of file ptp.c.

# 4.2.0.0.25 void imx ptp cal ( imx fec dev t \* imx\_fec )

Timer calibration.

#### **Parameters**

Definition at line 50 of file ptp.c.

This function returns the current timer value.

#### **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
cnt	Pointer to variable to store current timer value.

Definition at line 389 of file ptp.c.

# 4.2.0.0.27 int imx\_ptp\_get\_rx\_timestamp ( imx\_fec\_dev\_t \* imx\_fec, ptp\_extts\_t \* ts )

This function searches a timestamp in the corresponding RX buffer, according to message type, sequence id and the source port id.

imx_fec	Pointer to a structure containing data of the ENET device.
ts	Pointer to Rx timestamp structure.

## Returns

Flag if time stamp has been found.

## Return values

0	If timestamp has not been found.
1	If timestamp has been found.

Definition at line 332 of file ptp.c.

# 4.2.0.0.28 int imx\_ptp\_get\_tx\_timestamp ( imx\_fec\_dev\_t \* imx\_fec, ptp\_extts\_t \* ts )

This function searches a timestamp in the corresponding TX buffer, according to message type, sequence id and the source port id.

# **Parameters**

imx_fec	Pointer to a structure containing data of the ENET devi
ts	Pointer to TRx timestamp structure.

## Returns

Flag if time stamp has been found.

## **Return values**

0	If timestamp has not been found.
1	If timestamp has been found.

Definition at line 363 of file ptp.c.

# 4.2.0.0.29 int imx\_ptp\_ioctl ( imx\_fec\_dev\_t \* imx\_fec, struct ifdrv \* ifd )

This is a PTP IO control function.

# **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
ifd	Driver' IOCTL structure.

# Returns

Non zero value if the error has been occured.

# Return values

EOK	Success.
ENOENT	No such file or directory.

## Return values

EINVAL	Invalid argument.
ENOTTY	Inappropriate I/O control operation.

Definition at line 539 of file ptp.c.

# 4.2.0.0.30 int imx\_ptp\_is\_eventmsg ( struct mbuf \* m, ptpv2hdr\_t \*\* ph )

This function checks the PTP message.

#### **Parameters**

m	Pointer to packet buffer.
ph	Pointer to packet header.

# Returns

Returns flag If the frame contains the PTP event or not.

## **Return values**

1	Frame contains the PTP event.
0	Frame does not contains the PTP event.

Definition at line 200 of file ptp.c.

# 4.2.0.0.31 void imx\_ptp\_set\_cnt ( imx\_fec\_dev\_t \* imx\_fec, ptp\_time\_t cnt )

This function sets the current timer value.

# **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
cnt	Current timer value.

Definition at line 443 of file ptp.c.

# 4.2.0.0.32 void imx\_ptp\_set\_compensation ( imx\_fec\_dev\_t \* imx\_fec, ptp\_comp\_t ptc )

This function sets the clock compensation.

imx_fec  Pointer to a structure containing data of the ENET de	
ptc	Compensation value.

Definition at line 464 of file ptp.c.

# 4.2.0.0.33 int imx\_ptp\_start ( imx\_fec\_dev\_t \* imx\_fec )

This function sets the default values for the counter and resets the timer.

#### **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
---------	--

# Returns

Execution status.

#### **Return values**

0 Success.
------------

Definition at line 128 of file ptp.c.

# 4.2.0.0.34 void imx\_ptp\_stop ( imx\_fec\_dev\_t \* imx\_fec )

This function resets the timer and turns it off.

## **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
---------	--

Definition at line 174 of file ptp.c.

# 4.2.0.0.35 int imx\_receive ( imx\_fec\_dev\_t \* imx\_fec, struct nw\_work\_thread \* wtp, uint8\_t queue )

Function processes received packet.

# **Parameters**

imx_fec	Pointer to structure containing data of the ENET device.
wtp Working thread.	
queue	Queue ID (0,1 or 2).

# Returns

Execution status.

#### **Return values**

C	)	If queue overflowed, interrupts will be disabled until queue will be drained.
1	1	Packet received successfully.

Definition at line 84 of file receive.c.

# 4.2.0.0.36 void\* imx\_rx\_thread ( void \* arg )

Receive thread. This thread is waiting for pulse from receive interrupt. Once pulse is received, received bytes will be filled into Rx buffer.

#### **Parameters**

arg	Pointer to a structure containing data of the ENET device.
-----	--

Definition at line 211 of file detect.c.

# 4.2.0.0.37 void imx rx thread quiesce (void \* arg, int die )

Function sends QUIESCE pulse.

## **Parameters**

arg	Pointer to a structure containing data of the ENET device.
die	Dying flag.

Definition at line 269 of file detect.c.

# 4.2.0.0.38 void imx\_sabreauto\_rework ( imx\_fec\_dev\_t \* imx\_fec )

Specific initialization of Atheros AR8031 PHY.

# **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.

Definition at line 476 of file mii.c.

# 4.2.0.0.39 void imx\_set\_multicast ( imx\_fec\_dev\_t \* imx\_fec )

Called from imx\_init() and imx\_ioctl() to calculate the multicast group address hash mask for the current set of multicast addresses.

## **Parameters**

imy foo	Pointar to a atrusture containing data of the ENET davise
IIIIX_IEC	Pointer to a structure containing data of the ENET device.

Definition at line 40 of file multicast.c.

# 4.2.0.0.40 int imx\_set\_tx\_bw ( imx\_fec\_dev\_t \* imx\_fec, struct ifdrv \* ifd )

Function sets bandwidth for AVB.

imx_fec	Pointer to structure containing data of the ENET device.
ifd Pointer to structure with NIC identification.	

## Returns

Execution status.

## Return values

EOK	Success.
EINVAL	Invalid argument.

Definition at line 555 of file transmit.c.

# 4.2.0.0.41 int imx\_setup\_phy ( imx\_fec\_dev\_t \* imx\_fec )

Universal PHY initialization.

## **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
---------	--

# Returns

Execution status.

# **Return values**

0	Success.
-1	Error.

Definition at line 349 of file mii.c.

# 4.2.0.0.42 void imx\_speeduplex ( imx\_fec\_dev\_t \* imx\_fec )

Function configures ENET hardware according to link parameters detected by PHY and read via MII bus.

# **Parameters**

imx_fec	Pointer to a structure containing data of the ENET device.
---------	--

Definition at line 1255 of file detect.c.

# 4.2.0.0.43 void imx\_start ( struct ifnet \* ifp )

Start transmitting.

ifp Pointer to structure containing data shared between Ethernet driver and io-pkt stack.
---

Definition at line 323 of file transmit.c.

# 4.2.0.0.44 void imx\_transmit\_complete ( imx\_fec\_dev\_t \* imx\_fec, uint8\_t queue )

Process completed tx descriptors.

#### **Parameters**

imx_fec	Pointer to structure containing data of the ENET device	
queue Index of the packet descriptors queue.		

Definition at line 369 of file transmit.c.

# 4.2.0.0.45 int imx\_tx ( imx\_fec\_dev\_t \* imx\_fec, struct mbuf \* m, uint8\_t queue )

Function transmits packet.

# **Parameters**

imx_fec	Pointer to structure containing data of the ENET device.	
m	Pointer to mbuf with packet to send.	
queue Index into queue of descriptors.		

# Returns

Execution status.

# Return values

EOK	Success.
EINVAL	Invalid argument.
ENOMEM	Not enough space.

Definition at line 115 of file transmit.c.

# 4.2.0.0.46 void imx\_update\_stats ( imx\_fec\_dev\_t \* imx\_fec )

Function reads ENET MIB registers and stores data into device structure. Called from imx\_ioctl() or imx\_process—interrupt().

imx_fec	Pointer to structure containing data of the ENET device.
---------	--

Definition at line 88 of file stats.c.

# **Chapter 5**

# Watchodog refresh utility (wdtkick)

This part describes the Watchodog refresh utility.

# **Functions**

int main (int argc, char \*argv[])

# 5.1 Detailed Description

This part describes the Watchodog refresh utility. The Watchdog Timer (WDOG) protects against system failures by providing a method by which to escape from unexpected events or programming errors. Once the WDOG is activated, it must be serviced by the software on a periodic basis. If servicing does not take place, the timer times out. Upon timeout, the WDOG asserts the internal system reset signal.

To enable Watchdog timer module, run the BSP startup with **-W** option. This is done from build file by following command:

```
startup-imx7x-sabre -m -v -n0 -e -W
```

When -W option is used, clock gate for WDOG1 peripheral will be enabled and WDOG1 will be started with 30 second kick-off period by default. Use of WDOG1 and default period are hard coded in the startup code and cannot be affected by any other option. If you want to use another WDOG (2,3,4) peripheral, you have to modify the startup code accordingly.

Watchdog refresh utility should be started from the build file by following command:

```
wdtkick
```

Implementation of an utility is very simple. After parsing of possible command line options new thread will be created and program will enter endless loop. In this loop a service routine will be performed to refresh WDOG timer and after that the thread will be suspended for given length of time. If some process with higher priority exhausts all CPU resources, the thread will be never woken up, service routine will not be executed and the CPU reset will occur because of Watchdog timer times out.

By default Watchdog refresh utility is executed with no input parameters. List of possible options can be found in src/hardware/support/wdtkick/wdtkick.use file.

# 5.2 Function Documentation

# 5.2.0.0.1 int main ( int argc, char \* argv[] )

Main function of the Watchdog refresh utility.

# **Parameters**

argc Count of the command line arguments.	
argv Array of pointers to command line argum	

## Returns

Execution status.

# Return values

EXIT_SUCCESS	If everything is OK.
EXIT_FAILURE	In case of any error.

Definition at line 57 of file main.c.

# **Chapter 6**

# SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai\_wm8960.so)

This part describes the SAI audio driver library deva-ctrl-mx-sai\_wm8960.so.

# **Modules**

• WM8960 codec driver

This part describes the WM8960 external codec driver.

# **Data Structures**

- struct imx\_stream\_dma
- struct imx\_stream\_pcm
- struct imx\_stream
- struct imx\_sai\_xfer\_config
- struct imx\_sai\_data
- struct imx card
- struct my\_pulse\_struct

# **Typedefs**

- typedef enum imx\_stream\_status imx\_stream\_status\_t
- typedef struct imx\_stream\_dma imx\_stream\_dma\_t
- typedef struct imx\_stream\_pcm imx\_stream\_pcm\_t
- typedef enum imx\_sai\_mode imx\_sai\_mode\_t
- typedef enum imx\_sai\_protocol imx\_sai\_protocol\_t
- typedef enum imx\_sai\_sync\_mode imx\_sai\_sync\_mode\_t
- typedef struct imx\_sai\_xfer\_config imx\_sai\_xfer\_config\_t
- typedef struct imx\_sai\_data imx\_sai\_data\_t

# **Enumerations**

# **Functions**

- int imx sai set clock rate (struct imx card \*imx, int rate, imx txrx index t idx)
- int32\_t imx\_capabilities (struct imx\_card \*imx, ado\_pcm\_t \*pcm, snd\_pcm\_channel\_info\_t \*info)
- int32\_t imx\_playback\_aquire (struct imx\_card \*imx, struct imx\_stream \*\*pc, ado\_pcm\_config\_t \*config, ado\_pcm\_subchn\_t \*subchn, uint32\_t \*why\_failed)
- int32\_t imx\_playback\_release (struct imx\_card \*imx, struct imx\_stream \*pc, ado\_pcm\_config\_t \*config)
- int32\_t imx\_capture\_aquire (struct imx\_card \*imx, struct imx\_stream \*\*pc, ado\_pcm\_config\_t \*config, ado
  pcm\_subchn\_t \*subchn, uint32\_t \*why\_failed)
- int32 t imx capture release (struct imx card \*imx, struct imx stream \*pc, ado pcm config t \*config)
- int32\_t imx\_prepare (struct imx\_card \*imx, struct imx\_stream \*pc, ado\_pcm\_config\_t \*config)
- int32\_t imx\_playback\_trigger (struct imx\_card \*imx, struct imx\_stream \*pc, uint32\_t cmd)
- int32\_t imx\_capture\_trigger (struct imx\_card \*imx, struct imx\_stream \*pc, uint32\_t cmd)
- void imx\_play\_pulse\_hdlr (struct imx\_card \*imx, struct sigevent \*event)
- void imx cap pulse hdlr (struct imx card \*imx, struct sigevent \*event)
- int imx\_sai\_init (struct imx\_card \*imx)
- void ctrl\_version (int \*major, int \*minor, char \*date)
- void imx\_sai\_config\_default\_protocol\_flags (struct imx\_card \*imx)
- int imx\_parse\_commandline (struct imx\_card \*imx, char \*args)
- int ctrl init (struct imx card \*\*hw context, ado card t \*card, char \*args)
- int ctrl\_destroy (struct imx\_card \*imx)
- int my detach pulse (void \*\*x)
- int my\_attach\_pulse (void \*\*x, struct sigevent \*event, void(\*handler)(struct imx\_card \*hw\_context, struct sigevent \*event), struct imx\_card \*hw\_context)

# 6.1 Detailed Description

This part describes the SAI audio driver library deva-ctrl-mx-sai\_wm8960.so. The SAI audio driver library is shared library for the io-audio manager. The io-audio manager provides support for dynamically loaded audio-driver modules. More information about io-audio manager can be found on QNX website help.

The i.MX7D Sabre board has on-board WM8960 codec connected to the SAI1 peripheral. Codec is configured as Slave and SAI peripheral is configured as Master with Master clock (MCLK) generated internally by Audio PLL. MCLK frequency is fixed to 12.288 MHz for sample rates 8, 16, 32, 48 KHz. Higher sample rates are not supported by WM8960 codec.

The SAI audio driver library does not configure clock sources and does not configure I2S pins directly. These are configured in BSP startup code.

The SAI audio driver library supports various command line options documented in src/hardware/deva/ctrl/mx/deva-ctrl-mx.use file. Content of this file is also accessible in running QNX system by executing use command:

```
# use deva-ctrl-mx-sai_wm8960.so
```

The SAI audio driver library is loaded by default when system starts. Manually can be loaded by executing command:

```
# io-audio -d mx-sai_wm8960 clk_mode=i2s_master,sys_clk=12288000
```

After loading the library a new device /dev/snd is created:

```
# 1s /dev/snd
controlC0    pcmC0D0c    pcmC0D1p    pcmPreferredp
mixerC0D0    pcmC0D0p    pcmPreferredc
```

i.MX7 sabre board has one stereo audio output connected to audio JACK connector (Headphone) and Class-D amplifier stereo output connected to a speaker connector (Front). Both analog outputs are connected internally to stereo DAC in the WM8960 codec. The board has also one microphone input connected to audio JACK connector. Outputs and inputs have volume and mute control. These are accessible over mix\_ctl application. This application is included in the BSP.

For list of supported Playback and Capture groups execute command:

To control the Master group volume execute the command:

To enable Master group mute execute the command:

i.MX7 sabre BSP contains binaries for audio WAV files playback and capturing. WAV file can be played by wave command and a new WAV file can be recorded from MIC input by waverec command.

Example of recording audio data into /tmp/ directory in Mono mode with sample rate 48 kHz, capturing data for 20 seconds:

```
# waverec -m -t20 -r48000 /tmp/foo.wav
SampleRate = 48000, Channels = 1, SampleBits = 16
Format Signed 16-bit Little Endian
Frag Size 8192
Total Frags 8
Rate 48000
Mixer Pcm Group [Mic In]
```

Example of audio WAV file playback:

```
# wave /tmp/foo.wav
SampleRate = 48000, Channels = 1, SampleBits = 16
Format Signed 16-bit Little Endian
Frag Size 2048
Total Frags 64
Rate 48000
Voices 1
Mixer Pcm Group [Wave playback channel]
```

NOTE: The io-audio manager has ability to capture and playback with sample rates unsupported by hardware because of software resampler (resamples unsupported sample rates to sample rate supported by hardware).

# 6.2 Typedef Documentation

6.2.0.0.1 typedef struct imx sai data imx sai data t

IMX SAI data structure.

6.2.0.0.2 typedef enum imx sai mode imx sai mode t

IMX SAI mode.

6.2.0.0.3 typedef enum imx\_sai\_protocol imx\_sai\_protocol\_t

IMX SAI protocol.

6.2.0.0.4 typedef enum imx sai sync mode imx sai sync mode t

IMX SAI RX TX synchronization mode.

6.2.0.0.5 typedef struct imx\_sai\_xfer\_config imx\_sai\_xfer\_config\_t

IMX SAI transfer configuration structure.

6.2.0.0.6 typedef struct imx stream dma imx stream dma t

IMX stream DMA data.

6.2.0.0.7 typedef struct imx\_stream\_pcm imx\_stream\_pcm\_t

PCM stream data structure.

6.2.0.0.8 typedef enum imx\_stream\_status imx\_stream\_status\_t

IMX stream status.

# 6.3 Enumeration Type Documentation

# 6.3.0.0.1 enum imx\_sai\_mode

IMX SAI mode.

#### Enumerator

IMX\_SAI\_MASTER SAI device is master and ext. codec is slave.
IMX\_SAI\_SLAVE SAI device is slave and ext. codec is master.

Definition at line 86 of file imx\_sai\_dll.h.

# 6.3.0.0.2 enum imx sai protocol

IMX SAI protocol.

## **Enumerator**

```
IMX_SAI_PROTOCOL_I2S | 12S protocol.
IMX_SAI_PROTOCOL_PCM PCM protocol.
```

Definition at line 92 of file imx\_sai\_dll.h.

# 6.3.0.0.3 enum imx\_sai\_sync\_mode

IMX SAI RX TX synchronization mode.

#### **Enumerator**

```
IMX_SAI_SYNC_RX_WITH_TX Rx uses Tx frame sync and bit clock.
IMX_SAI_ASYNC Rx and Tx are asynchronous.
```

Definition at line 98 of file imx sai dll.h.

# 6.3.0.0.4 enum imx\_stream\_status

IMX stream status.

# Enumerator

```
IMX_STREAM_STOP Stream is stopped.IMX_STREAM_ACQUIRE Stream is acquired.IMX_STREAM_GO Stream is running.
```

Definition at line 52 of file imx\_sai\_dll.h.

# 6.4 Function Documentation

# 6.4.0.0.1 int ctrl\_destroy ( struct imx\_card \* imx )

Entry point called when card is unmounted.

imx IMX SAI hardware context structure.	
---	--

# Returns

Execution status.

Definition at line 1597 of file imx\_sai\_dll.c.

# 6.4.0.0.2 int ctrl\_init ( struct imx\_card \*\* hw\_context, ado\_card\_t \* card, char \* args )

Entry point of IMX SAI audio driver library.

Called when io-audio loads IMX SAI HW DLL.

#### **Parameters**

hw_context	Pointer which store IMX SAI hardware context structure.
card	Pointer to an internal card structure.
args	Any command-line arguments.

## Returns

Execution status.

Definition at line 1389 of file imx\_sai\_dll.c.

# 6.4.0.0.3 void ctrl\_version ( int \* major, int \* minor, char \* date )

Initializes SAI driver library version.

# Parameters

major	Major version.
minor	Minor version.
date	Driver date.

Definition at line 874 of file imx\_sai\_dll.c.

# 6.4.0.0.4 void imx\_cap\_pulse\_hdlr ( struct imx\_card \* imx, struct sigevent \* event )

Pulse handler (for capture).

Sends a signal that the current fragment of a subchannel has been completed by the DMA engine.

imx	IMX SAI hardware context structure.
event	Pointer to event structure.

Definition at line 610 of file imx\_sai\_dll.c.

# 6.4.0.0.5 int32\_t imx\_capabilities ( struct imx\_card \* imx, ado\_pcm\_t \* pcm, snd\_pcm\_channel\_info\_t \* info )

Gets IMX SAI capabilities.

This function is used to return to the client the capabilities of the device at this instant. When the device was created, its static capabilities were passed in as an argument; however, if a number of subchannels are already running, the device may no longer have the ability to support those capabilities.

## **Parameters**

imx	IMX SAI hardware context structure.
pcm	PCM device structure.
info	Structure to fill. Contains info about IMX SAI capabilities.

#### Returns

Execution status.

Definition at line 86 of file imx\_sai\_dll.c.

6.4.0.0.6 int32\_t imx\_capture\_aquire ( struct imx\_card \* imx, struct imx\_stream \*\* pc, ado\_pcm\_config\_t \* config, ado\_pcm\_subchn\_t \* subchn, uint32\_t \* why\_failed )

Called when a client attempts to open a capture PCM stream.

#### **Parameters**

imx	IMX SAI hardware context structure.
рс	IMX SAI PCM subchannel context structure.
config	Contains all the parameters about how the channel is to be set up.
subchn	Structure for the subchannel.
why_failed	A pointer to the variable for returning detailed info why failed.

## Returns

Execution status.

Definition at line 264 of file imx\_sai\_dll.c.

6.4.0.0.7 int32\_t imx\_capture\_release ( struct imx\_card \* imx, struct imx\_stream \* pc, ado\_pcm\_config\_t \* config\_)

Called by upper layer when client closes its connection to the device.

imx	IMX SAI hardware context structure.
рс	IMX SAI PCM subchannel context structure.
config	Contains all the parameters about how the channel was set up.

## Returns

Execution status.

Definition at line 345 of file imx\_sai\_dll.c.

# 6.4.0.0.8 int32\_t imx\_capture\_trigger ( struct imx\_card \* imx, struct imx\_stream \* pc, uint32\_t cmd )

Called by upper layer to start or stop capture subchannel.

## **Parameters**

imx	IMX SAI hardware context structure.
рс	IMX SAI PCM subchannel context structure.
cmd	Command which specifies GO or STOP trigger.

# Returns

Execution status.

Definition at line 472 of file imx\_sai\_dll.c.

# 6.4.0.0.9 int imx\_parse\_commandline ( struct imx\_card \* imx, char \* args )

Parse command line parameters.

## **Parameters**

imx	SAI hardware context structure.
args	Pointer to array of command line arguments.

## Returns

Execution status.

Definition at line 948 of file imx sai dll.c.

# 6.4.0.0.10 void imx\_play\_pulse\_hdlr ( struct imx\_card \* imx, struct sigevent \* event )

Pulse handler (for playback).

Sends a signal that the current fragment of a subchannel has been completed by the DMA engine.

imx	IMX SAI hardware context structure.
event	Pointer to event structure.

Definition at line 593 of file imx\_sai\_dll.c.

6.4.0.0.11 int32\_t imx\_playback\_aquire ( struct imx\_card \* imx, struct imx\_stream \*\* pc, ado\_pcm\_config\_t \* config, ado\_pcm\_subchn\_t \* subchn, uint32\_t \* why\_failed )

Called when a client attempts to open a playback PCM stream.

#### **Parameters**

imx	IMX SAI hardware context structure.
рс	IMX SAI PCM subchannel context structure.
config	Contains all the parameters about how the channel is to be set up.
subchn	Structure for the subchannel.
why_failed	A pointer to the variable for returning detailed info why failed.

## Returns

Execution status.

Definition at line 153 of file imx\_sai\_dll.c.

6.4.0.0.12 int32\_t imx\_playback\_release ( struct imx\_card \* imx, struct imx\_stream \* pc, ado\_pcm\_config\_t \* config\_)

Called by upper layer when client closes its connection to the device.

# **Parameters**

imx	IMX SAI hardware context structure.
рс	IMX SAI PCM subchannel context structure.
config	Contains all the parameters about how the channel was set up.

## Returns

Execution status.

Definition at line 240 of file imx\_sai\_dll.c.

6.4.0.0.13 int32\_t imx\_playback\_trigger ( struct imx\_card \* imx, struct imx\_stream \* pc, uint32\_t cmd )

Called by upper layer to start or stop playback subchannel.

imx	IMX SAI hardware context structure.
рс	IMX SAI PCM subchannel context structure.
cmd	Command which specifies GO or STOP trigger.

## Returns

Execution status.

Definition at line 381 of file imx\_sai\_dll.c.

# 6.4.0.0.14 int32\_t imx\_prepare ( struct imx\_card \* imx, struct imx\_stream \* pc, ado\_pcm\_config\_t \* config\_)

Called by upper layer to prepare hardware before it's started up.

## **Parameters**

imx	IMX SAI hardware context structure.
рс	IMX SAI PCM subchannel context structure.
config	Contains all the parameters about how the channel is to be set up.

# Returns

Execution status.

Definition at line 366 of file imx\_sai\_dll.c.

# 6.4.0.0.15 void imx sai config default protocol flags ( struct imx card \* imx )

This function configures the various protocol specific flags.

## **Parameters**

imx	IMX SAI hardware context structure.

Definition at line 911 of file imx\_sai\_dll.c.

# 6.4.0.0.16 int imx\_sai\_init ( struct imx\_card \* imx )

Initializes SAI hardware.

ı.		
	imx	IMX SAI hardware context structure.

## Returns

Execution status.

Definition at line 771 of file imx\_sai\_dll.c.

# 6.4.0.0.17 int imx\_sai\_set\_clock\_rate ( struct imx\_card \* imx, int rate, imx\_txrx\_index\_t idx )

Sets SAI clock rate according to required sample rate etc.

## **Parameters**

imx	IMX SAI hardware context structure.
rate	Sample rate to be set.
idx	Specifies which part of SAI, TX or RX.

# Returns

Execution status.

Definition at line 626 of file imx\_sai\_dll.c.

6.4.0.0.18 int my\_attach\_pulse ( void \*\* x, struct sigevent \* event, void(\*)(struct imx\_card \*hw\_context, struct sigevent \*event) handler, struct imx\_card \* hw\_context )

Attach a new pulse handler.

#### **Parameters**

X	Handle to pulse structure.
event	Pointer to event structure.
handler	Pointer to handler to be attached.
hw_context	Audio hardware context structure.

# Returns

Execution status.

Definition at line 96 of file pulse.c.

6.4.0.0.19 int my\_detach\_pulse ( void \*\* x )

Detach a pulse handler.

Χ	Handle to pulse structure.

Raturn	0

Execution status.

Definition at line 142 of file pulse.c.

6.5 WM8960 codec driver 49

# 6.5 WM8960 codec driver

This chapter describes the WM8960 external codec driver.

# **Data Structures**

struct wm8960 context

# **Macros**

- #define WM8960\_AVDD 3300
- #define WM8960 ANALOG BIAS THRESH 3000
- #define WM8960\_SLAVE\_ADDR (0x34 >> 1)

# **Typedefs**

typedef struct wm8960\_context wm8960\_context\_t

# **Functions**

- int codec\_set\_rate (HW\_CONTEXT\_T \*mx)
- int codec\_mixer (ado\_card\_t \*card, HW\_CONTEXT\_T \*mx)

# 6.5.1 Detailed Description

This chapter describes the WM8960 external codec driver.

The WM8960 codec driver is a part of deva audio driver library. In the i.MX7D Sabre BSP is a part of SAI driver library deva-ctrl-mx-mx7\_wm8960.so. The WM8960 codec driver uses I2C resource manager driver to configure external WM8960 codec.

The WM8960 codec driver registers and maps mixer elements. Each registered mixer element is mapped to some WM8960 hardware functionality. For example Mute elements are mapped to WM8960 mute functionality etc. The driver creates 3 playback groups and one Capture group. See mix\_ctl application output:

# A list of groups:

- Master controls DAC output volume and mute
- · Headphone controls Headphone out volume and mute

- · Front controls Speaker out volume and mute
- · Mic In controls Microphone input volume and mute
- PCM Mixer software mixer for playback

For each playback and capture group is possible to set volume and disable or enable mute function.

For example to control the Master group volume execute the command:

To enable Master group mute execute the command:

# 6.5.2 Macro Definition Documentation

# 6.5.2.0.1 #define WM8960\_ANALOG\_BIAS\_THRESH 3000

Defines threshold in mV for analog bias increasing. Bias is increased when Analog Power Supply voltage level is below or equal to this threshold.

Definition at line 50 of file wm8960.h.

# 6.5.2.0.2 #define WM8960 AVDD 3300

WM8960 Analog Power Supply voltage level in mV

Definition at line 43 of file wm8960.h.

# 6.5.2.0.3 #define WM8960\_SLAVE\_ADDR (0x34 >> 1)

WM8960 I2C 7-bit slave address

Definition at line 54 of file wm8960.h.

# 6.5.3 Typedef Documentation

# 6.5.3.0.1 typedef struct wm8960\_context wm8960\_context\_t

WM8960 mixer context structure

# 6.5.4 Function Documentation

# 6.5.4.0.1 int codec\_mixer ( ado\_card\_t \* card, HW\_CONTEXT\_T \* mx )

Called by SAI controller to initialize WM8960 codec.

6.5 WM8960 codec driver 51

# **Parameters**

card	Card context structure.
mx	SAI context structure.

# Returns

Execution status.

Definition at line 1447 of file wm8960.c.

# 6.5.4.0.2 int codec\_set\_rate ( HW\_CONTEXT\_T \* mx )

Called by SAI controller to configure sample rate on fly.

# **Parameters**

mx	SAI context structure.
11170	or it corner ou dotare.

# Returns

Execution status.

Definition at line 1426 of file wm8960.c.

SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai_wm8960.so)

52

# Chapter 7

# ETFS low level driver (fs-etfs-imx-micron)

This driver implements low level layer for ETFS (Embedded transaction file system) and is intended for NAND memories with 4096 bytes page size and 224 bytes spare area. There are supported 4 sub-pages within "standard" page due to design of BCH peripheral, for details please see picture below.

This driver is using HW (BCH) 24-bit ECC per 1032 bytes of data.

The ETFS driver does not configure clock sources and does not configure GPMI pins directly. These are configured in BSP startup code.

# **Modules**

· Chip interface

This part describes the NAND controller.

# **Functions**

- int devio\_options (struct etfs\_devio \*dev, char \*optstr)
- int devio init (struct etfs devio \*dev)
- int devio\_readcluster (struct etfs\_devio \*dev, unsigned cluster, uint8\_t \*buf, struct etfs\_trans \*trp)
- int devio\_readtrans (struct etfs\_devio \*dev, unsigned cluster, struct etfs\_trans \*trp)
- int devio postcluster (struct etfs devio \*dev, unsigned cluster, uint8 t \*buf, struct etfs trans \*trp)
- int devio eraseblk (struct etfs devio \*dev, unsigned blk)
- int devio sync (struct etfs devio \*dev)

# 7.1 Detailed Description

This driver implements low level layer for ETFS (Embedded transaction file system) and is intended for NAND memories with 4096 bytes page size and 224 bytes spare area. There are supported 4 sub-pages within "standard" page due to design of BCH peripheral, for details please see picture below.

This driver is using HW (BCH) 24-bit ECC per 1032 bytes of data.

The ETFS driver does not configure clock sources and does not configure GPMI pins directly. These are configured in BSP startup code.

NOTE: This driver currently supports only Micron MT29F8G08xxxxx devices.

The ETFS driver supports various command line options documented in src/hardware/etfs/nand4096/etfs.use file. Content of this file is also accessible in running QNX system by executing use command.

use fs-etfs-imx-micron

ETFS file system can be manually loaded by executing command below (for additional parameters please see use file options). After driver start dev/etfs1 and dev/etfs1 devices are created. First time use "fs-etfs-imx-micron -e". This erases the NAND flash. Later on use start the driver with auto-mount "fs-etfs-imx-micron -m /fs/etfs". New partition will appear as /fs/etfs.

```
fs-etfs-imx-micron -e -f
```

To see mounted partition size use df command:

df -h

Sub-page ecc area in 4096 page + 224 spare on DEVICE 24-bit ecc with 14 GF (24+14/8)=42

Data	Ecc  Data	Ecc  Data	Ecc  Data	*	Ecc Unused
1024+8	42   1024+8	42   1024+8	42   1024+8	*	42  24
	_		_ _	_*_	
0	1	2	3	BBI	

BBI is in data area and is swapped to fs meta area. Data byte vice versa.

# 7.2 Function Documentation

# 7.2.0.0.1 int devio\_eraseblk ( struct etfs\_devio \* dev, unsigned blk )

Erase a block.

# **Parameters**

dev	ETFS handle.	
blk	Block to erase (blk is 0,1,2,).	

# Returns

Execution status (ETFS\_TRANS\_XXX).

Definition at line 587 of file devio.c.

# 7.2.0.0.2 int devio\_init ( struct etfs\_devio \* dev )

Initialize the part and stuff physical parameters for the part.

## **Parameters**

dev ETFS handle.

### Returns

EOK always.

Definition at line 147 of file devio.c.

# 7.2.0.0.3 int devio\_options ( struct etfs\_devio \* dev, char \* optstr )

Process device specific options (if any). This is always called before any access to the part. It is called by the -D option to the file system. If no -D option is given, this function will still be called with "" for optstr.

#### **Parameters**

dev	ETFS handle.
optstr	Driver string options.

### **Return values**

EOK D options processed successfully.	
-1 error in peripheral memory space allocation	
EINVAL	Invalid -D sub-option.

Definition at line 67 of file devio.c.

# 7.2.0.0.4 int devio\_postcluster ( struct etfs\_devio \* dev, unsigned cluster, uint8\_t \* buf, struct etfs\_trans \* trp )

Post a cluster of data. Set crc for both the spare area and the entire page (data + spare). The passed buffer "buf" is larger than the cluster size. It can hold PAGESIZE bytes. This is for convenience writing data to the device and calculating the crc. The work area after clustersize bytes is ignored by the caller.

## **Parameters**

dev	Device structure.	
cluster	Current cluster (page).	
buf	Data buffer.	
trp	Transaction pointer.	

## Returns

Execution status (ETFS\_TRANS\_XXX).

Definition at line 499 of file devio.c.

# 7.2.0.0.5 int devio\_readcluster ( struct etfs\_devio \* dev, unsigned cluster, uint8\_t \* buf, struct etfs trans \* trp )

Read a cluster of data. Verify crc for both the spare area and the entire page (data + spare). The passed buffer "buf" is larger than the cluster size. It can hold PAGESIZE bytes. This is for convenience when reading data from the device and calculating the crc. The work area after clustersize bytes is ignored by the caller.

## **Parameters**

dev	ETFS handle.	
cluster	Cluster (page) to read.	
buf	Buffer to fill.	
trp	Transaction pointer.	

## Returns

Execution status (ETFS\_TRANS\_XXX).

Definition at line 343 of file devio.c.

# 7.2.0.0.6 int devio\_readtrans ( struct etfs\_devio \* *dev*, unsigned *cluster*, struct etfs\_trans \* *trp* )

Read the spare area of a page (not the data) to return transaction information. This called is used heavily on startup to process the transactions. It is a cheaper call than <a href="devio\_readcluster">devio\_readcluster</a>() since it reads less data and has a smaller checksum to calculate.

### **Parameters**

dev	ETFS handle.	
cluster	Cluster (page) to read.	
trp	Transaction pointer.	

## Returns

Exectution status (ETFS\_TRANS\_XXX).

Definition at line 412 of file devio.c.

# 7.2.0.0.7 int devio\_sync ( struct etfs\_devio \* dev )

Called to allow the driver to flush any cached data that has not be written to the device. The NAND class driver does not need it.

## **Parameters**

dev	ETFS handle.

## Returns

-1 always

Definition at line 629 of file devio.c.

# 7.3 Chip interface

This chapter describes the NAND controller.

# **Modules**

DMA

This chapter describes the DMA API of the NAND controller.

ECC

This chapter describes the ECC API of the NAND controller.

PIO

This chapter describes the PIO API of the NAND controller.

# **Data Structures**

```
struct_apbh_dma_tstruct_apbh_dma_t
```

struct \_apbh\_dma\_gpmi1\_t

struct \_apbh\_dma\_gpmi3\_t

• struct \_apbh\_dma\_gpmi5\_t

• struct \_dma\_blk\_erase\_t

struct \_dma\_programEcc\_t

struct \_dma\_programRaw\_t

struct \_dma\_readEcc\_device\_t

• struct \_dma\_readRaw\_device\_t

struct \_NAND\_dma\_read\_status\_device\_t

• struct \_dma\_reset\_device\_t

· struct dma read id device t

• struct \_chipio\_t

## **Macros**

#define NAND\_DMA\_WAIT4RDY\_CMD

APBH DMA Macro for Wait4Ready command.

#define NAND DMA WAIT4RDY PIO(u32ChipSelect)

GPMI PIO DMA Macro for Wait4Ready command.

• #define NAND\_DMA\_TXDATA\_CMD(TransferSize, Semaphore, CommandWords, Wait4End, Cmd)

APBH DMA Macro for Transmit Data command. Transfer TransferSize bytes with DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Lock the NAND while waiting for this DMA chain to complete. Decrement semaphore if this is the last part of the chain. Another descriptor follows this one in the chain. This DMA is a read from System Memory - write to device.

• #define NAND DMA TXDATA PIO(u32ChipSelect, TransferSize)

GPMI PIO DMA Macro for Transmit Data command. Setup transfer as a write. Transfer NumBitsInWord bits per DMA cycle. Lock CS during this transaction. Select the appropriate chip. Address lines need to specify Data transfer (0b00) Transfer TransferSize - NumBitsInWord values.

• #define NAND DMA SENSE CMD(SenseSemaphore)

APBH DMA Macro for Sense command. Transfer no Bytes with DMA. Transfer no Words to PIO. Don't lock the NAND while waiting for Ready to go high. Decrement semaphore if this is the last part of the chain. Another descriptor follows this one in the chain.

#define NAND\_DMA\_RX\_CMD\_ECC(TransferSize, Semaphore)

APBH DMA Macro for Read Data command with ECC. Receive TransferSize bytes with DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Unlock the NAND after this DMA chain completes. Another descriptor follows this one in the chain. No DMA transfer here; the ECC8 block becomes the bus master and performs the memory writes itself instead of the DMA.

#define NAND DMA RX NO ECC CMD(TransferSize, Semaphore)

APBH DMA Macro for Receive Data with no ECC command. Receive TransferSize bytes with DMA but no  $E \leftarrow CC$ . Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Unlock the NAND after this DMA chain completes. Another descriptor follows this one in the chain. This DMA is a write to System Memory - read from device.

• #define NAND DMA RX PIO(u32ChipSelect, TransferSize)

GPMI PIO DMA Macro for Receive command. Setup transfer as a READ. Transfer NumBitsInWord bits per D← MA cycle. Select the appropriate chip. Address lines need to specify Data transfer (0b00) Transfer TransferSize - NumBitsInWord values.

• #define NAND\_DMA\_COMMAND\_CMD(TransferSize, Semaphore, NandLock, CmdWords)

APBH DMA Macro for sending NAND Command sequence. Transmit TransferSize bytes to DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Lock the NAND until the next chain. Another descriptor follows this one in the chain. This DMA is a read from System Memory - write to device.

• #define NAND DMA COMMAND PIO(u32ChipSelect, TransferSize, AssertCS)

GPMI PIO DMA Macro when sending a command. Setup transfer as a WRITE. Transfer NumBitsInWord bits per DMA cycle. Lock CS during and after this transaction. Select the appropriate chip. Address lines need to specify Command transfer (0b01) Increment the Address lines if AddrIncr is set. Transfer TransferSize - NumBitsInWord values.

- #define NAND\_DMA\_ECC\_PIO(EnableDisable) (IMX\_GPMI\_ECCCTRL\_ENABLE\_ECC(EnableDisable))

  GPMI PIO DMA Macro for disabling ECC during this write.
- #define NAND\_DMA\_ECC\_CTRL\_PIO(EccBufferMask, decode\_encode\_size)

GPMI PIO DMA Macro sequence for ECC decode. Setup READ transfer ECC Control register. Setup for ECC Decode, 4 Bit. Enable the ECC block The ECC Buffer Mask determines which fields are corrected.

# **Typedefs**

- typedef struct \_apbh\_dma\_t apbh\_dma\_t
- typedef struct \_apbh\_dma\_gpmi1\_t apbh\_dma\_gpmi1\_t
- typedef struct \_apbh\_dma\_gpmi3\_t apbh\_dma\_gpmi3\_t
- typedef struct \_apbh\_dma\_gpmi5\_t apbh\_dma\_gpmi5\_t
- typedef struct \_dma\_blk\_erase\_t dma\_blk\_erase\_t
- typedef struct dma programEcc t dma programEcc t
- typedef struct dma programRaw t dma programRaw t
- typedef struct dma readEcc device t dma readEcc device t
- typedef struct \_dma\_readRaw\_device\_t dma\_readRaw\_device\_t
- typedef struct \_NAND\_dma\_read\_status\_device\_t dma\_read\_status\_t
- · typedef struct dma reset device t dma reset device t
- typedef struct dma read id device t dma read id device t
- · typedef struct chipio t chipio

# **Functions**

- void create\_blockErase\_descriptor (dma\_blk\_erase\_t \*superStruct, unsigned page)
- void create readEcc descriptor (dma readEcc device t \*superStruct, unsigned page, void \*ret data)
- void create\_readRaw\_descriptor (dma\_readRaw\_device\_t \*superStruct, uint32\_t data\_size, unsigned page, void \*ret\_data)
- void create\_writeEcc\_descriptor (dma\_programEcc\_t \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)

void create\_writeRaw\_descriptor (dma\_programRaw\_t \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)

- void create\_readStatus2\_descriptor (dma\_read\_status\_t \*superStruct, uint8\_t \*memory\_status, unsigned page)
- void create\_readStatus\_descriptor (dma\_read\_status\_t \*superStruct, uint8\_t \*memory\_status)
- void create\_readId\_descriptor (dma\_read\_id\_device\_t \*superStruct, uint8\_t \*ret\_raw\_id)
- void create\_reset\_descriptor (dma\_reset\_device\_t \*superStruct)
- int nand\_init (chipio \*cio)
- int run\_dma (apbh\_dma\_t \*dma, chipio \*chipio, uint8\_t wait\_flag, uint32\_t phy\_addr)
- bool is\_dma\_active (chipio \*chipio)
- int nand\_wait\_busy (chipio \*cio, uint32\_t time\_out, uint8\_t chip\_select)
- void device\_to\_nfc (uint8\_t \*parsed\_data, uint8\_t \*raw\_data)
- void nfc\_to\_device (uint8\_t \*device\_data, uint8\_t \*nfc\_data, uint8\_t ecc\_size)

# Internal NFC error codes

- #define NAND EOK 0x55AA
- #define NAND\_EIO 0x3
- #define NAND\_DMA\_EIO 0x33

# Internal DMA flags - intended for run\_dma method

- #define NAND\_DMA\_GPMI\_TRANS 0x1
- #define NAND\_DMA\_BCH\_TRANS 0x2

# Address size description

- #define NAND COLUMN ADDRESS CYCLES 2
- #define NAND ROW ADDRESS CYCLES 3

# **Row and Column manipulation macros**

- #define NAND\_ADDR\_COL1(addr) ((addr) & 0xff)
- #define NAND\_ADDR\_COL2(addr) (((addr) & 0x1f00) >> 8)
- #define NAND\_ADDR\_ROW1(page) ((page) & 0xff)
- #define NAND\_ADDR\_ROW2(page) (((page) & 0xff00) >> 8)
- #define NAND\_ADDR\_ROW3(page) (((page) & 0x70000) >> 16)

# Reset command description

- #define NANDCMD\_RESET 0xFF
- #define NANDCMD\_RESET\_SIZE 1

# Status command description

- #define NANDCMD\_READ\_STATUS\_SIZE 1
- #define NANDCMD\_READ\_STATUS 0x70
- #define NANDCMD\_READ\_STATUS\_ENHANCED 0x78

# Read Id command description - read device followed by one address cycle to specify read ID type

- #define NANDCMD\_READ\_ID 0x90
- #define NANDCMD\_READ\_ID\_TYPE 0x00
- #define NANDCMD READ ID SIZE 2

Number of commands sent for a NAND Device Read ID.

• #define NANDCMD\_READ\_ID\_RESULT\_SIZE 5

Size in bytes of a Read ID command result.

# **Block erase command description**

- #define NANDCMD\_BLOCK\_ERASE 0x60
- #define NANDCMD\_BLOCK\_ERASE\_CONFIRM 0xD0

# Read command description

- #define NANDCMD\_READ 0x00
- #define NANDCMD\_READ\_CONFIRM 0x30

# **Program command description**

- #define NANDCMD\_PAGE\_PROGRAM 0x80
- #define NANDCMD\_PAGE\_PROGRAM\_CONFIRM 0x10
- #define NANDCMD\_PAGE\_CACHE\_PROG\_CFRM 0x15

# 7.3.1 Detailed Description

This chapter describes the NAND controller.

## 7.3.2 Macro Definition Documentation

# 7.3.2.0.1 #define NAND\_DMA\_WAIT4RDY\_CMD

## Value:

```
(IMX_APBH_CHn_CMD_CMDWORDS(1) | \
    IMX_APBH_CHn_CMD_HALTONTERMINATE(1) | \
    IMX_APBH_CHn_CMD_WAIT4ENDCMD(1) | \
    IMX_APBH_CHn_CMD_NANDWAIT4READY(1) | \
    IMX_APBH_CHn_CMD_NANDLOCK(0) | \
    IMX_APBH_CHn_CMD_CHAIN(1) | \
    BV_FLD(APBH_CHn_CMD, COMMAND, NO_DMA_XFER))
```

APBH DMA Macro for Wait4Ready command.

Macro/Defines used to create a DMA command word in the chain. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Wait for Ready before starting next DMA descriptor in chain. Don't lock the nand while waiting for Ready to go high. Another descriptor follows this one in the chain. This DMA has no transfer.

Definition at line 55 of file dma\_descriptor.h.

# 7.3.2.0.2 #define NAND\_DMA\_WAIT4RDY\_PIO( u32ChipSelect )

## Value:

GPMI PIO DMA Macro for Wait4Ready command.

Wait for Ready before sending IRQ interrupt. Use 8 bit word length (doesn't really matter since no transfer). Watch u32ChipSelect.

Definition at line 71 of file dma\_descriptor.h.

# 7.3.3 Typedef Documentation

# 7.3.3.0.1 typedef struct apbh\_dma\_gpmi1\_t apbh\_dma\_gpmi1\_t

Define the APBH DMA structure with 1 GPMI Parameter word writes.

## 7.3.3.0.2 typedef struct apbh\_dma\_gpmi3\_t apbh\_dma\_gpmi3\_t

Define the APBH DMA structure with 3 GPMI Parameter word writes.

# 7.3.3.0.3 typedef struct apbh\_dma\_gpmi5\_t apbh\_dma\_gpmi5\_t

Define the APBH DMA structure with 5 GPMI Parameter word writes.

## 7.3.3.0.4 typedef struct apbh\_dma\_t apbh\_dma\_t

Define the APBH DMA structure without GPMI transfers.

## 7.3.3.0.5 typedef struct chipio t chipio

Low level driver structure

# 7.3.3.0.6 typedef struct \_dma\_blk\_erase\_t dma\_blk\_erase\_t

DMA chain structure for device erase block.

# 7.3.3.0.7 typedef struct \_dma\_programEcc\_t dma\_programEcc\_t

DMA chain structure for NAND Program.

# 7.3.3.0.8 typedef struct \_dma\_programRaw\_t dma\_programRaw\_t

DMA chain structure for NAND Program.

# 7.3.3.0.9 typedef struct \_dma\_read\_id\_device\_t dma\_read\_id\_device\_t

DMA chain structure for Read ID

## 7.3.3.0.10 typedef struct NAND dma read status device t dma read status t

DMA chain structure for Read Status.

# 7.3.3.0.11 typedef struct \_dma\_readEcc\_device\_t dma\_readEcc\_device\_t

DMA chain structure for Raw Read Page

# 7.3.3.0.12 typedef struct \_dma\_readRaw\_device\_t dma\_readRaw\_device\_t

DMA chain structure for Raw Read Page

# 7.3.3.0.13 typedef struct \_dma\_reset\_device\_t dma\_reset\_device\_t

DMA chain structure for Reset Device

## 7.3.4 Function Documentation

# 7.3.4.0.1 void create\_blockErase\_descriptor ( dma\_blk\_erase\_t \* superStruct, unsigned page )

Creates block erase descriptor.

### **Parameters**

superStruct	Block erase descriptor.
page	Page number.

Definition at line 55 of file chipio.c.

# 7.3.4.0.2 void create\_readEcc\_descriptor ( dma\_readEcc\_device\_t \* superStruct, unsigned page, void \* ret\_data )

Creates read ECC descriptor (read data using BCH peripheral).

### **Parameters**

superStruct	Read ECC descriptor.
page	Page number.
ret_data	Pointer to read data buffer.

Definition at line 113 of file chipio.c.

# 7.3.4.0.3 void create\_readId\_descriptor ( dma\_read\_id\_device\_t \* superStruct, uint8\_t \* ret\_raw\_id )

Creates read identification descriptor.

## **Parameters**

superStruct	Read identification descriptor.
ret_raw_id	Raw identification value.

Definition at line 567 of file chipio.c.

# 7.3.4.0.4 void create\_readRaw\_descriptor ( dma\_readRaw\_device\_t \* superStruct, uint32\_t data\_size, unsigned page, void \* ret\_data )

Creates read raw data descriptor (reads whole page (if there is ECC, reads it also))

### **Parameters**

superStruct	Read raw data descriptor.
data_size	Size of data to read.
page	Page number.
ret_data	Pointer to read data buffer.

Definition at line 222 of file chipio.c.

# 7.3.4.0.5 void create\_readStatus2\_descriptor ( dma\_read\_status\_t \* superStruct, uint8\_t \* memory\_status, unsigned page )

Creates read status (enhanced).

### **Parameters**

superStruct	Read status descriptor (enhanced).	
memory_status	Memory status.	
page	Page number.	

Definition at line 460 of file chipio.c.

# 7.3.4.0.6 void create\_readStatus\_descriptor ( dma\_read\_status\_t \* superStruct, uint8\_t \* memory\_status )

Creates read status descriptor.

### **Parameters**

superStruct	Read status descriptor.
memory_status	Memory status value.

Definition at line 515 of file chipio.c.

# 7.3.4.0.7 void create\_reset\_descriptor ( dma\_reset\_device\_t \* superStruct )

Creates reset descriptor.

## **Parameters**

superStruct	Reset descriptor.
-------------	-------------------

Definition at line 619 of file chipio.c.

# 7.3.4.0.8 void create\_writeEcc\_descriptor ( dma\_programEcc\_t \* superStruct, unsigned page, void \* write\_data, uint32\_t data\_size )

Creates write ECC descriptor (write data using BCH peripheral)

### **Parameters**

superStruct	Write ECC descriptor.
Superotruct	Write LOC descriptor.
page	Page number.
write_data	Pointer to write data buffer.
data_size	Size of data to write.

Definition at line 300 of file chipio.c.

# 7.3.4.0.9 void create\_writeRaw\_descriptor ( dma\_programRaw\_t \* superStruct, unsigned page, void \* write\_data, uint32\_t data\_size )

Creates write data descriptor (raw -> without BCH).

### **Parameters**

superStruct	Write raw data descriptor.
page	Page number.
write_data	Pointer to data buffer.
data_size	Data size.

Definition at line 391 of file chipio.c.

# 7.3.4.0.10 void device\_to\_nfc ( uint8\_t \* parsed\_data, uint8\_t \* raw\_data )

Transforms page representation from device (Nand memory layout) to processor.

### **Parameters**

parsed_data	Nfc data representation.
raw_data	Data from NAND memory.

Definition at line 829 of file chipio.c.

# 7.3.4.0.11 bool is\_dma\_active ( chipio \* chipio )

Checks if previous DMA transaction was OK.

### **Parameters**

chipio	Low level driver handle.
--------	--------------------------

## Returns

Status of the DMA.

Definition at line 782 of file chipio.c.

# 7.3.4.0.12 int nand\_init ( chipio \* cio )

NAND controller peripherals (GPMI, BCH, APBH-DMA) initialization.

## **Parameters**

## Returns

EOK always.

Definition at line 675 of file chipio.c.

# 7.3.4.0.13 int nand\_wait\_busy ( chipio \* cio, uint32\_t time\_out, uint8\_t chip\_select )

Waits to receive NAND ready busy signal.

### **Parameters**

cio	Low level driver handle.
time_out	Requested time out value.
chip_select	Chip-select number.

## Return values

0	If device is not busy.
-1	If error.

Definition at line 809 of file chipio.c.

# 7.3.4.0.14 void nfc\_to\_device ( uint8\_t \* device\_data, uint8\_t \* nfc\_data, uint8\_t ecc\_size )

Transforms page representation in processor to device (NAND memory layout).

## **Parameters**

device_data	Data to be written to NAND memory.
nfc_data	Data to parse.
ecc_size	Size of ECC in bytes t*GF/8, intended only for RAW writes to device. For BCH writes use 0 always.

Definition at line 861 of file chipio.c.

# 7.3.4.0.15 int run\_dma ( apbh\_dma\_t \* dma, chipio \* chipio, uint8\_t wait\_flag, uint32\_t phy\_addr )

Starts requested DMA transfer to GPMI.

## **Parameters**

dma	DMA transfer configuration.
chipio	Low level driver handle.
wait_flag	Wait flag value.
phy_addr	Physical address of the dma chain.

# Returns

Execution status (NAND\_XXX error code).

Definition at line 730 of file chipio.c.

# 7.3.5 DMA

This section describes the DMA API of the NAND controller.

# **Functions**

- int apbh\_intr\_wait (chipio \*chipio)
- void \* apbhint\_thread (void \*arg)
- void apbh\_init (chipio \*chipio)
- void apbh init dma channel (chipio \*chipio)

# 7.3.5.1 Detailed Description

This section describes the DMA API of the NAND controller.

## 7.3.5.2 Function Documentation

# 7.3.5.2.1 void apbh\_init ( chipio \* chipio )

DMA global initialization.

### **Parameters**

chipio	Low level driver handle.
CHIPIO	Low level driver riaridie.

Definition at line 97 of file apbh\_dma.c.

# 7.3.5.2.2 void apbh\_init\_dma\_channel ( chipio \* chipio )

DMA channel initialization.

## **Parameters**

chipio	Low level driver handle.

Definition at line 118 of file apbh dma.c.

# 7.3.5.2.3 int apbh\_intr\_wait ( chipio \* chipio )

Conditional wait for interrupt occurrence.

## **Parameters**

chipio	Low level driver handle.
--------	--------------------------

## Returns

NULL always.

Definition at line 47 of file apbh\_dma.c.

# 7.3.5.2.4 void \* apbhint\_thread ( void \* arg )

APBH interrupt thread.

## **Parameters**

arg Low level driver handle.

Definition at line 64 of file apbh\_dma.c.

# 7.3.6 ECC

This section describes the ECC API of the NAND controller.

## **Macros**

• #define BCH SUBBLOCK SIZE 1024

BCH sub block size in bytes.

• #define BCH\_ECC\_SIZE 42

BCH ECC size in bytes.

## **Functions**

- int bch\_intr\_wait (chipio \*chipio)
- void \* bchint\_thread (void \*arg)
- void bch\_init (chipio \*chipio)
- void bch\_set\_layout (chipio \*chipio)
- void bch\_set\_erase\_threshold (chipio \*chipio, uint8\_t threshold)
- uint32\_t bch\_get\_ecc\_status (chipio \*chipio)

# 7.3.6.1 Detailed Description

This section describes the ECC API of the NAND controller.

## 7.3.6.2 Function Documentation

# 7.3.6.2.1 uint32\_t bch\_get\_ecc\_status ( chipio \* chipio )

## **Parameters**

chipio Low level driver handle.

## Returns

BCH status register value.

Definition at line 176 of file bch\_ecc.c.

# 7.3.6.2.2 void bch\_init ( chipio \* chipio )

BCH peripheral initialization routine.

## **Parameters**

chipio Low level driver handle.

Definition at line 106 of file bch\_ecc.c.

# 7.3.6.2.3 int bch\_intr\_wait ( chipio \* chipio )

Conditional wait for interrupt occurrence.

## **Parameters**

### Returns

NULL always.

Definition at line 56 of file bch\_ecc.c.

# 7.3.6.2.4 void bch\_set\_erase\_threshold ( chipio \* chipio, uint8\_t threshold )

Sets the BCH erase threshold value.

### **Parameters**

chipio	Low level driver handle.
threshold	Threshold value.

Definition at line 164 of file bch\_ecc.c.

# 7.3.6.2.5 void bch\_set\_layout ( chipio \* chipio )

Sets device parameters for BCH engine. (memory layout, sub-block size, ecc size, etc...).

## **Parameters**

chipio	Low level driver handle.
--------	--------------------------

Definition at line 135 of file bch\_ecc.c.

# 7.3.6.2.6 void \* bchint\_thread ( void \* arg )

BCH interrupt thread.

## **Parameters**

arg	Low level driver handle.

Definition at line 73 of file bch\_ecc.c.

# 7.3.7 PIO

This section describes the PIO API of the NAND controller.

# **Functions**

- void gpmi\_soft\_reset (chipio \*chipio)
- void gpmi\_set\_busy\_timeout (chipio \*chipio, uint16\_t busy\_timeout)

# 7.3.7.1 Detailed Description

This section describes the PIO API of the NAND controller.

# 7.3.7.2 Function Documentation

# 7.3.7.2.1 void gpmi\_set\_busy\_timeout ( chipio \* chipio, uint16\_t busy\_timeout )

Sets busy time out for GPMI transfers.

## **Parameters**

chipio	Low level driver handle.
busy_timeout	Time out value.

Definition at line 84 of file gpmi\_pio.c.

# 7.3.7.2.2 void gpmi\_soft\_reset ( chipio \* chipio )

GPMI software reset.

### **Parameters**

chipio	Low level driver handle.
--------	--------------------------

Definition at line 42 of file gpmi\_pio.c.

# **Chapter 8**

# FFS3 low level driver (devf-qspi-imx)

This driver implements low level layer for FFS3. The FFS3 file system drivers implement a POSIX-like file system on NOR flash memory devices. The FFS3 driver does not configure clock sources and does not configure QSPI pins directly. These are configured in BSP startup code. The flash file system allows creating/erasing/formatting partitions using flashctl utility.

# **Modules**

· Flash Controller

This part describes the flash controller API support.

Commands

This part describes the commands API support.

# **Macros**

• #define CLOCK\_RATE 240000000

Peripheral input clock - see startup for details.

• #define SIO3\_MUX\_PHYS\_ADDR 0x30330040

SW\_MUX\_CTL\_PAD\_EPDC\_DATA03.

• #define SIO3\_PAD\_PHYS\_ADDR 0x303302B0

SW\_PAD\_CTL\_PAD\_EPDC\_DATA03.

• #define PAGE\_SIZE 256

Page size in Bytes.

• #define SECTOR\_SIZE 256

Number of pages in one sector.

• #define TOTAL SIZE 1024

Number of sectors.

• #define DIE NUMBER 1

Number of die in connected memory/memories.

• #define ADDR MODE 4BYTE 32

32 bit address

• #define SCLK\_FREQ (CLOCK\_RATE / 4)

Peripheral input clock / QSPI in-build divider.

#define DEVICE ID 0x20

Memory type.

#define MAN ID 0xC2

Manufacturer identification.

• #define PWR2 SIZE UNIT 16

64kB erase sector size (fs unit size)

# **Functions**

- int32\_t f3s\_qspi\_open (f3s\_socket\_t \*socket, uint32\_t flags)
- uint8 t \* f3s qspi page (f3s socket t \*socket, uint32 t page, uint32 t offset, int32 t \*size)
- int32\_t f3s\_qspi\_read (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t text\_offset, int32\_t buffer\_size, uint8\_t \*buffer)
- int32\_t f3s\_qspi\_status (f3s\_socket\_t \*socket, uint32\_t flags)
- void f3s\_qspi\_close (f3s\_socket\_t \*socket, uint32\_t flags)
- void f3s qspi reset (f3s dbase t \*dbase, f3s access t \*access, uint32 t flags, uint32 t offset)
- int32\_t f3s\_qspi\_ident (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset)
- int32\_t f3s\_qspi\_write (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset, int32\_t size, uint8 t \*buffer)
- int f3s\_qspi\_erase (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset)
- int32 tf3s gspi sync (f3s dbase t \*dbase, f3s access t \*access, uint32 tflags, uint32 t text offset)
- int main (int argc, char \*\*argv)

# 8.1 Detailed Description

This driver implements low level layer for FFS3. The FFS3 file system drivers implement a POSIX-like file system on NOR flash memory devices. The FFS3 driver does not configure clock sources and does not configure QSPI pins directly. These are configured in BSP startup code. The flash file system allows creating/erasing/formatting partitions using flashctl utility.

The FFS3 driver supports various command line options documented in src/hardware/flash/mtd-flash/usagev3.use file. Content of this file is also accessible in running QNX system by executing use command.

```
use devf-qspi-imx
```

FFS3 file system can be manually loaded by executing command below (for additional parameters please see use file options). After driver start dev/fs0 and dev/fs0p0 devices are created.

```
devf-qspi-imx
```

Example of erase, format and mount using flashctl utility in verbose mode (-v to see erase progress). Please note that erasing the memory will take several minutes. After erasing, formatting and mounting a partition will appear as /fs0p0:

```
flashctl -p /dev/fs0p0 -efmv
```

To see mounted partition size use df command:

```
df -h
```

# 8.2 Function Documentation

# 8.2.0.0.1 void f3s\_qspi\_close ( f3s\_socket\_t \* socket, uint32\_t flags )

This is the close callout for QSPI serial NOR flash driver.

### **Parameters**

socket	Socket Services Info.
flags	Flags.

Definition at line 38 of file f3s\_qspi\_close.c.

# 8.2.0.0.2 int f3s\_qspi\_erase ( f3s\_dbase\_t \* dbase, f3s\_access\_t \* access, uint32\_t flags, uint32\_t offset )

This is the erase callout for QSPI serial NOR flash driver.

## **Parameters**

dbase	Flash Services Database.
access	Access Super Structure.
flags	Flags.
offset	Memory offset.

## **Return values**

EOK	Everything is OK.
ERARANGE	The offset is out of bounds.
EIO	Previous erase fail.

Definition at line 46 of file f3s\_qspi\_erase.c.

# 8.2.0.0.3 int f3s\_qspi\_ident ( f3s\_dbase\_t \* dbase, f3s\_access\_t \* access, uint32\_t flags, uint32\_t offset )

This is the ident callout for QSPI serial NOR flash driver.

## **Parameters**

dbase	Flash Services Database.
access	Access Super Structure.
flags	Flags.
offset	Memory offset.

# Return values

EOK	Device detection was successful.

## **Return values**

ENOENT	Device detection fail.
--------	------------------------

Definition at line 72 of file f3s\_qspi\_ident.c.

# 8.2.0.0.4 int32\_t f3s\_qspi\_open ( f3s\_socket\_t \* socket, uint32\_t flags )

This is the open callout for the QSPI serial NOR flash driver.

## **Parameters**

socket	Socket Services Info.
flags	Flags.

## **Return values**

EOK	Everything is fine.
EAGAIN	Otherwise.

Definition at line 42 of file f3s\_qspi\_open.c.

# 8.2.0.0.5 uint8\_t \* f3s\_qspi\_page ( f3s\_socket\_t \* socket, uint32\_t flags, uint32\_t offset, int32\_t \* size )

This is the page callout for QSPI serial NOR flash driver.

# **Parameters**

socket	Socket Services Info.
flags	Flags.
offset	Memory offset.
size	Size of data.

### **Return values**

$\sim$ NULL	every time the offset is within bounds.
NULL	otherwise.

Definition at line 42 of file f3s\_qspi\_page.c.

8.2.0.0.6 int32\_t f3s\_qspi\_read ( f3s\_dbase\_t \* dbase, f3s\_access\_t \* access, uint32\_t flags, uint32\_t text\_offset, int32\_t buffer\_size, uint8\_t \* buffer )

This is the read callout for QSPI serial NOR flash driver.

### **Parameters**

dbase	Flash Services Database.
access	Access Super Structure
flags	Flags.
text_offset	Offset of memory to read data.
buffer_size	Buffer size.
buffer	Pointer to buffer.

## Returns

Returns number of bytes read or -1 in case of an error.

Definition at line 44 of file f3s\_qspi\_read.c.

# 8.2.0.0.7 void f3s\_qspi\_reset ( f3s\_dbase\_t \* dbase, f3s\_access\_t \* access, uint32\_t flags, uint32\_t offset )

This is the reset callout for QSPI serial NOR flash driver.

### **Parameters**

dbase	Flash Services Database.
access	Access Super Structure.
flags	Flags.
offset	memory offset

Definition at line 39 of file f3s\_qspi\_reset.c.

# 8.2.0.0.8 int32\_t f3s\_qspi\_status ( f3s\_socket\_t \* socket, uint32\_t flags )

This is the status callout for QSPI serial NOR flash driver.

## Parameters

socket	Socket Services Info.
flags	Flags.

## Returns

EOK always.

Definition at line 39 of file f3s\_qspi\_status.c.

This is the sync callout for QSPI serial NOR flash driver. Called together with erase function to check erase progress.

## **Parameters**

dbase	Flash Services Database.
access	Access Super Structure.
flags	Flags.
text_offset	Memory offset.

## Return values

EOK	Everything is fine. Memory is ready.
ERANGE	Offset out of bounds.
EIO	This return code currently not supported.
EAGAIN	WIP flag is set. Erase still in progress.

Definition at line 47 of file f3s\_qspi\_sync.c.

8.2.0.0.10 int32\_t f3s\_qspi\_write ( f3s\_dbase\_t \* dbase, f3s\_access\_t \* access, uint32\_t flags, uint32\_t offset, int32\_t size, uint8\_t \* buffer )

This is the write callout for QSPI serial NOR flash driver.

## **Parameters**

dbase	Flash Services Database.
access	Access Super Structure.
flags	Flags.
offset	Offset where to write data.
size	Size of data.
buffer	Buffer to write to memory.

## Returns

Size of written data if everything is fine. EIO otherwise.

Definition at line 44 of file f3s\_qspi\_write.c.

8.2.0.0.11 int main ( int argc, char \*\* argv )

This is the main function for the QSPI f3s flash file system.

## **Parameters**

argc	Argument count.
argv	Argument vector.

## Returns

Execution status of main function.

Definition at line 40 of file f3s\_qspi\_main.c.

# 8.3 Flash Controller

This chapter describes the flash controller API support.

## **Data Structures**

union imx qspi lutx t

# **Macros**

#define IMX QSPI AMBA BASE ADDRESS 0x60000000U

# **Functions**

- int imx\_qspi\_setcfg (int fd)
- void \* int\_thread (void \*arg)
- int imx\_qspi\_open (void)
- int imx\_qspi\_close (int fd)
- int imx\_qspi\_lock\_lut (int fd)
- int imx\_qspi\_unlock\_lut (int fd)
- imx\_qspi\_lutx\_t imx\_qspi\_create\_lut\_record (uint8\_t instr0, uint8\_t pad0, uint8\_t opr0, uint8\_t instr1, uint8\_t pad1, uint8\_t opr1)
- int imx\_qspi\_write\_lut (int fd, uint8\_t index, imx\_qspi\_lutx\_t \*lutcmd0, imx\_qspi\_lutx\_t \*lutcmd1, imx\_qspi \_lutx\_t \*lutcmd2, imx\_qspi\_lutx\_t \*lutcmd3)
- int qspi\_intr\_wait (imx\_qspi\_t \*dev)
- int imx\_qspi\_send\_ip\_nowait\_cmd (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int imx\_qspi\_send\_ip\_cmd (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int imx\_qspi\_clear\_fifo (const int qspi\_fd, uint32\_t mask)
- int imx\_qspi\_write\_data (int fd, uint8\_t \*addr, uint32\_t data\_size)
- int imx\_qspi\_read\_data (int fd, uint8\_t \*buffer, uint32\_t size)

# FIFO parameters

• #define IMX\_QSPI\_FIFO\_WIDTH 4

FIFO width: 4 bytes.

• #define IMX\_QSPI\_FIFO\_DEPTH 32

FIFO depth: 32 entries.

8.3 Flash Controller 81

## **LUT** commands

• #define IMX\_QSPI\_PAD\_1 0x00

Communication on 1 pad only.

• #define IMX\_QSPI\_PAD\_4 0x02

Communication on 4 pads.

#define IMX\_QSPI\_INSTR\_CMD 1

FC command.

#define IMX\_QSPI\_INSTR\_ADDR 2

FC address.

#define IMX\_QSPI\_INSTR\_DUMMY 3

FC dummy operation.

#define IMX\_QSPI\_INSTR\_READ 7

FC read.

• #define IMX\_QSPI\_INSTR\_WRITE 8

FC write.

• #define IMX\_QSPI\_INSTR\_JMP\_ON\_CS 9

FC jump on cs.

• #define IMX\_QSPI\_INSTR\_ADDR\_DDR 10

FC ddr address.

#define IMX\_QSPI\_INSTR\_READ\_DDR 14

FC ddr read.

• #define IMX\_QSPI\_INSTR\_STOP 0

FC stop.

#define IMX\_QSPI\_LUT\_KEY 0x5AF05AF0U

LUT key.

#define IMX\_QSPI\_LUT\_LOCK 0x1

LUT contect lock.

• #define IMX\_QSPI\_LUT\_UNLOCK 0x2

LUT contect unlock.

# **LUT device command indexes**

#define IMX\_QSPI\_LUT\_CMD\_IDX\_READ 0

Normal read 24-bit address read.

• #define IMX\_QSPI\_LUT\_CMD\_IDX\_RDIR 1

Read identification.

#define IMX\_QSPI\_LUT\_CMD\_IDX\_WREN 2

Write enable.

• #define IMX\_QSPI\_LUT\_CMD\_IDX\_SE 3

Sector erase.

#define IMX\_QSPI\_LUT\_CMD\_IDX\_RDSR 4

Read status register.

• #define IMX QSPI LUT CMD IDX RDSCUR 5

Read security register.

#define IMX\_QSPI\_LUT\_CMD\_IDX\_4READ4B 6

4 read 4B

#define IMX QSPI LUT CMD IDX 4PP4B 7

4 write 4B

#define IMX\_QSPI\_LUT\_CMD\_IDX\_WRSR 8

Write status register (Normal mode)

• #define IMX\_QSPI\_LUT\_CMD\_IDX\_EN4B 9

Enter 4-byte addressing mode.

• #define IMX\_QSPI\_LUT\_CMD\_IDX\_RDCR 10

Read configuration register.

# 8.3.1 Detailed Description

This chapter describes the flash controller API support.

# 8.3.2 Macro Definition Documentation

# 8.3.2.0.1 #define IMX\_QSPI\_AMBA\_BASE\_ADDRESS 0x60000000U

QSPI external memory mapping

Definition at line 48 of file imx\_fc\_qspi.h.

# 8.3.3 Function Documentation

# 8.3.3.0.1 int imx\_qspi\_clear\_fifo ( const int qspi\_fd, uint32\_t mask )

Clear either Rx or Tx FIFO or both. Depends on mask parameter.

## **Parameters**

qspi← _fd	File descriptor.
mask	Mask of the FIFO(s).

## Returns

EOK always.

Definition at line 444 of file imx\_fc\_qspi.c.

# 8.3.3.0.2 int imx\_qspi\_close ( int fd )

De-init method of the controller.

## **Parameters**

fd	File descriptor.

8.3 Flash Controller 83

### Returns

EOK always.

Definition at line 254 of file imx\_fc\_qspi.c.

# 8.3.3.0.3 imx\_qspi\_lutx\_t imx\_qspi\_create\_lut\_record ( uint8\_t instr0, uint8\_t pad0, uint8\_t opr0, uint8\_t instr1, uint8\_t pad1, uint8\_t opr1 )

Creates look-up record. One look-up entry contains up to 4 records. See imx\_qspi\_write\_lut for details.

## **Parameters**

instr0	Controller command.
pad0	Number of pins used for communication.
opr0	Device command, data size, etc.
instr1	Controller command.
pad1	Number of pins used for communication.
opr1	Device command, data size, etc.

## Returns

created record

Definition at line 312 of file imx\_fc\_qspi.c.

# 8.3.3.0.4 int imx\_qspi\_lock\_lut ( int fd )

Locks look-up table content.

## **Parameters**

fd	File descriptor.
,	i no accompton

## Returns

EOK always.

Definition at line 273 of file imx\_fc\_qspi.c.

# 8.3.3.0.5 int imx\_qspi\_open ( void )

First part of controller initialization

## Returns

file descriptor

Definition at line 192 of file imx\_fc\_qspi.c.

# 8.3.3.0.6 int imx\_qspi\_read\_data ( int fd, uint8\_t \* buffer, uint32\_t size )

Reads data from QSPI Rx FIFO.

### **Parameters**

fd	File descriptor.
buffer	Pointer where to copy Rx data.
size	Expected amount of data.

### Returns

Read data size.

Definition at line 510 of file imx\_fc\_qspi.c.

# 8.3.3.0.7 int imx\_qspi\_send\_ip\_cmd ( int fd, uint8\_t lut\_index, uint32\_t data\_size\_override )

Sends command to connected device. Intended for Tx operations. This method waits for command completion.

### **Parameters**

fd	File descriptor.
lut_index	Look-up table index.
data_size_override	Optional parameter that will override default value of data size in LUT.

### Returns

EOK always

Definition at line 419 of file imx\_fc\_qspi.c.

# 8.3.3.0.8 int imx\_qspi\_send\_ip\_nowait\_cmd ( int fd, uint8\_t lut\_index, uint32\_t data\_size\_override )

Sends command to connected device. Intended for Rx operations. This method does not wait for command completion. Expected that additional code wait for Rx FIFO flag.

## **Parameters**

fd	File descriptor.
lut_index	Look-up table index.
data_size_override	Optional parameter that will override default value of data size in LUT.

## Returns

EOK always.

Definition at line 397 of file imx\_fc\_qspi.c.

# 8.3.3.0.9 int imx\_qspi\_setcfg ( int fd )

Second part of controller initialization

8.3 Flash Controller 85

### **Parameters**

fd file descriptor
--------------------

## Returns

EOK always

Definition at line 51 of file imx\_fc\_qspi.c.

# 8.3.3.0.10 int imx\_qspi\_unlock\_lut ( int fd )

Unlocks look-up table content.

## **Parameters**

## Returns

EOK always.

Definition at line 290 of file imx\_fc\_qspi.c.

# 8.3.3.0.11 int imx\_qspi\_write\_data ( int fd, uint8\_t \* addr, uint32\_t data\_size )

Writes data to QSPI Tx FIFO.

## **Parameters**

fd	File descriptor.
addr	Address of the write data buffer.
data_size	Size of data to write.

## Returns

EIO if data size exceed Tx FIFO size, EOK otherwise.

Definition at line 464 of file imx\_fc\_qspi.c.

# 8.3.3.0.12 int imx\_qspi\_write\_lut ( int fd, uint8\_t index, imx\_qspi\_lutx\_t \* lutcmd0, imx\_qspi\_lutx\_t \* lutcmd1, imx\_qspi\_lutx\_t \* lutcmd2, imx\_qspi\_lutx\_t \* lutcmd3 )

Creates look-up table entry.

## **Parameters**

fd	File descriptor.
index	Index in look-up table.
lutcmd0	Record 0.
lutcmd1	Record 1.
lutcmd2	Record 2.
lutcmd3	Record 3.

## Returns

EOK always.

Definition at line 339 of file imx\_fc\_qspi.c.

# 8.3.3.0.13 void\* int\_thread ( void \* arg )

This thread is dedicated to handling and managing interrupts

## **Parameters**

arg   device handle
---------------------

Definition at line 162 of file imx\_fc\_qspi.c.

# 8.3.3.0.14 int qspi\_intr\_wait ( imx\_qspi\_t \* dev )

Waits for interrupt occurrence.

## **Parameters**

dev	Device handle.

## Returns

NULL always.

Definition at line 375 of file imx\_fc\_qspi.c.

8.4 Commands 87

# 8.4 Commands

This chapter describes the commands API support.

# **Functions**

```
• int iswriting (const int gspi fd)
```

- int read\_cfg (const int qspi\_fd, uint8\_t \*cfg\_reg)
- int read erase status (const int gspi fd)
- int read\_status (const int qspi\_fd, uint8\_t \*stat\_reg)
- int write status (const int gspi fd, uint8 t \*stat reg)
- int read\_ident (const int qspi\_fd, int \*manufact\_id, int \*device\_id, uint32\_t \*size)
- int pd release (const int qspi fd)
- int sector\_erase (const int qspi\_fd, const int offset)
- int page\_program (const int qspi\_fd, int offset, int len, uint8\_t \*data)
- int read\_from (const int qspi\_fd, int offset, int len, uint8\_t \*buffer)

# Device status register definition - MX25L51245G

```
#define DEVICE_SR_WIP (1 << 0)
    Write in Progress (WIP) bit.</li>
#define DEVICE_SR_WEL (1 << 1)
    Write Enable Latch (WEL) bit.</li>
#define DEVICE_SR_BP0 (1 << 2)
    Block Protect bit BP0.</li>
#define DEVICE_SR_BP1 (1 << 3)
    Block Protect bit BP1.</li>
#define DEVICE_SR_BP2 (1 << 4)
    Block Protect bit BP2.</li>
#define DEVICE_SR_BP3 (1 << 5)
    Block Protect bit BP3.</li>
#define DEVICE_SR_QE (1 << 6)
    4 mode enable bit</li>
```

#define DEVICE\_SR\_SRWD (1 << 7)</li>
 Status Register Write Disable (SRWD) bit.

## Flash commands

```
    #define FLASH_OPCODE_SE4B 0xDC
        (SPI) Erase 64 KB block (Sector erase) 4B
    #define FLASH_OPCODE_READ4B 0x13
        (SPI) Read data bytes 4B
    #define FLASH_OPCODE_4READ4B 0xEC
        (QSPI) Read data bytes 4B
    #define FLASH_OPCODE_PP4B 0x12
        (SPI) Page program 4B
    #define FLASH_OPCODE_4PP4B 0x3E
```

(QSPI) Page program 4B

• #define FLASH\_OPCODE\_RDID 0x9F

(SPI) Read JEDEC ID in normal mode

• #define FLASH\_OPCODE\_WREN 0x06

(SPI) Write enable

• #define FLASH\_OPCODE\_WRSR 0x01

(SPI) Write status register

• #define FLASH\_OPCODE\_RDSR 0x05

(SPI) Read status register

• #define FLASH\_OPCODE\_EN4B 0xB7

(SPI) Enable 4B

• #define FLASH\_OPCODE\_RDSCUR 0x2B

(SPI) Read security register

# 8.4.1 Detailed Description

This chapter describes the commands API support.

# 8.4.2 Function Documentation

# 8.4.2.0.1 int iswriting (const int qspi\_fd)

Check WIP bit of the status register of memory and returns 0/1.

## **Parameters**

in	qspi⇔	File descriptor.
	_fd	

## Return values

1	Writing in progress.	
0	Otherwise.	

Definition at line 48 of file qspi\_cmds.c.

# 8.4.2.0.2 int page\_program ( const int qspi\_fd, int offset, int len, uint8\_t \* data )

Program page at given offset.

## **Parameters**

qspi← _fd	File descriptor.
offset	Memory offset.
len	Size of data to write.
data	Pointer to data write buffer.

8.4 Commands 89

## Returns

Size of written data.

Definition at line 210 of file qspi\_cmds.c.

# 8.4.2.0.3 int pd\_release ( const int *qspi\_fd* )

Do nothing (Originally intended for power down release).

## **Parameters**

qspi←	File descriptor.
_fd	

## Returns

EOK always.

Definition at line 167 of file qspi\_cmds.c.

# 8.4.2.0.4 int read\_cfg ( const int qspi\_fd, uint8\_t \* cfg\_reg )

Read configuration register (memory vendor specific).

## **Parameters**

in	qspi← _fd	File descriptor.
out	cfg_reg	Configuration register.

## Returns

EOK always.

Definition at line 67 of file qspi\_cmds.c.

# 8.4.2.0.5 int read\_erase\_status ( const int qspi\_fd )

Read erase status of the memory.

## **Parameters**

in	qspi←	File descriptor.
	_fd	

## Return values

EOK	If erase succeed.
EIO	If erase failed.

Definition at line 85 of file qspi\_cmds.c.

# 8.4.2.0.6 int read\_from ( const int qspi\_fd, int offset, int len, uint8\_t \* buffer )

Read data from given offset.

## **Parameters**

qspi←	File descriptor.	
_fd		
offset	Memory offset.	
len	Size of data to read.	
buffer	Pointer to data read buffer.	

## Returns

Size of read data.

Definition at line 247 of file qspi\_cmds.c.

# 8.4.2.0.7 int read\_ident ( const int *qspi\_fd*, int \* *manufact\_id*, int \* *device\_id*, uint32\_t \* *size* )

Reads identification string of the memory device.

# **Parameters**

in	qspi_fd	File descriptor.
out	manufact↔ _id	Manufacturer identification.
out	device_id	Device memory identification.
out	size	Memory size.

## Returns

EOK always.

Definition at line 144 of file qspi\_cmds.c.

# 8.4.2.0.8 int read\_status ( const int qspi\_fd, uint8\_t \* stat\_reg )

Read status register of the memory device.

## **Parameters**

in	qspi_fd	File descriptor.
out	stat_reg	Memory status register.

8.4 Commands 91

#### Returns

EOK always.

Definition at line 105 of file qspi\_cmds.c.

## 8.4.2.0.9 int sector\_erase ( const int qspi\_fd, const int offset )

Erase sector at given offset.

#### **Parameters**

qspi←	File descriptor.
_fd	
offset	Memory offset.

## Return values

EOK	If OK.
-1	If previous erase fail

## See also

read\_erase\_status(const int qspi\_fd).

Definition at line 181 of file qspi\_cmds.c.

# 8.4.2.0.10 int write\_status ( const int qspi\_fd, uint8\_t \* stat\_reg )

Writes status register of the memory.

#### **Parameters**

in	qspi_fd	File descriptor.
in	stat_reg	Status register value.

#### Returns

EOK always.

Definition at line 123 of file qspi\_cmds.c.

# I2C - Inter-Integrated Circuit driver (i2c-imx)

This part describes the I2C driver i2c-imx.

# **Data Structures**

struct \_imx\_dev

# **Typedefs**

• typedef struct \_imx\_dev imx\_dev\_t

# **Functions**

- unsigned int find\_best\_ic (unsigned int i2c\_div)
- int imx\_set\_bus\_speed (void \*hdl, unsigned int speed, unsigned int \*ospeed)
- void imx\_i2c\_reset (imx\_dev\_t \*dev)
- i2c\_status\_t imx\_recvbyte (imx\_dev\_t \*dev, uint8\_t \*byte, int nack, int stop)
- i2c\_status\_t imx\_sendbyte (imx\_dev\_t \*dev, uint8\_t byte)
- i2c\_status\_t imx\_sendaddr7 (imx\_dev\_t \*dev, unsigned addr, int read, int restart)
- i2c\_status\_t imx\_sendaddr10 (imx\_dev\_t \*dev, unsigned addr, int read, int restart)
- void imx\_fini (void \*hdl)
- int imx driver info (void \*hdl, i2c driver info t \*info)
- void \* imx\_init (int argc, char \*argv[])
- int i2c\_master\_getfuncs (i2c\_master\_funcs\_t \*funcs, int tabsize)
- int query\_hwi\_device (imx\_dev\_t \*dev, unsigned unit)
- int imx\_options (imx\_dev\_t \*dev, int argc, char \*argv[])
- int imx\_wait\_bus\_not\_busy (imx\_dev\_t \*dev)
- int imx\_set\_slave\_addr (void \*hdl, unsigned int addr, i2c\_addrfmt\_t fmt)
- int imx\_version\_info (i2c\_libversion\_t \*version)
- i2c\_status\_t imx\_recv (void \*hdl, void \*buf, unsigned int len, unsigned int stop)
- i2c\_status\_t imx\_send (void \*hdl, void \*buf, unsigned int len, unsigned int stop)
- uint32\_t imx\_wait\_status (imx\_dev\_t \*dev)

# 9.1 Detailed Description

This part describes the I2C driver i2c-imx. I2C (Inter-Integrated Circuit) is a simple serial protocol that connects multiple devices in a master-slave relationship. More information about I2C support in QNX OS can be found on QNX website - I2C (Inter-Integrated Circuit) Framework.

The I2C driver does not configure clock sources and does not configure I2C pins directly. These are configured in BSP startup code.

The I2C driver supports various command line options documented in src/hardware/i2c/imx/i2c-imx.use file. Content of this file is also accessible in running QNX system by executing use command:

```
# use i2c-imx
```

The I2C driver is loaded by default when system starts. Each I2C peripheral (I2C1,I2C2,...) has own driver instance.

Manually can be loaded by executing commands:

```
# i2c-imx -p 0x30A20000 -i67 -c24000000 --u 1
# i2c-imx -p 0x30A30000 -i68 -c24000000 --u 2
# i2c-imx -p 0x30A40000 -i69 -c24000000 --u 3
# i2c-imx -p 0x30A50000 -i70 -c24000000 --u 4
```

Peripheral physical address, IRQ number and clock source frequency should be passed as parameters to every I2C driver instance.

After loading drivers new devices /dev/i2cX are created:

```
# ls /dev/i2c
i2c1 i2c2 i2c3 i2c4
```

# 9.2 Typedef Documentation

```
9.2.0.0.1 typedef struct _imx_dev imx_dev_t
```

I2C driver device structure.

# 9.3 Function Documentation

## 9.3.0.0.1 unsigned int find\_best\_ic ( unsigned int i2c\_div )

Private function. Finds best IC register setting according to required divider value.

#### **Parameters**

i2c_div	I2C clock divider value.
---------	--------------------------

#### Returns

Best value for register field IC or IMX\_DEFAULT\_IC value.

Definition at line 47 of file bus\_speed.c.

## 9.3.0.0.2 int i2c\_master\_getfuncs ( i2c\_master\_funcs\_t \* funcs, int tabsize )

Used by higher-level code to access the hardware-specific functions.

#### **Parameters**

funcs	The function table to fill in.
tabsize	The size of the structure that funcs points to, in bytes.

#### Returns

Execution status.

#### Return values



Definition at line 42 of file lib.c.

# 9.3.0.0.3 int imx\_driver\_info ( void \* hdl, i2c\_driver\_info\_t \* info )

Gets I2C driver info.

#### **Parameters**

hdl	Pointer to I2C driver device structure.
info	Pointer to i2c_driver_info_t structure.

#### Returns

Execution status.

#### **Return values**



Definition at line 42 of file info.c.

## 9.3.0.0.4 void imx\_fini ( void \* hdl )

Cleans up driver.

#### **Parameters**

dl Pointer to I2C device structure.
-------------------------------------

Definition at line 38 of file fini.c.

# 9.3.0.0.5 void imx\_i2c\_reset ( imx\_dev\_t \* dev )

Private function. Resets I2C peripheral.

#### **Parameters**

nter to I2C driver device structure.	dev
--------------------------------------	-----

Definition at line 38 of file common.c.

# 9.3.0.0.6 void \* imx\_init ( int argc, char \* argv[] )

Initializes I2C driver.

#### **Parameters**

argc	Command-line arguments count.
argv	Array of command-line arguments.

#### Returns

Pointer to I2C driver device structure or NULL when fails.

Definition at line 41 of file init.c.

# 9.3.0.0.7 int imx\_options ( imx\_dev\_t \* dev, int argc, char \* argv[] )

Parses I2C driver specific options.

#### **Parameters**

dev	Pointer to I2C driver device structure.
argc	Number of arguments.
argv	Pointer to arguments.

#### Returns

Execution status.

#### **Return values**

0	Success.
-1	Fail.

Definition at line 71 of file options.c.

# 9.3.0.0.8 i2c\_status\_t imx\_recv ( void \* hdl, void \* buf, unsigned int len, unsigned int stop )

Receives data from I2C bus.

#### **Parameters**

hdl	Pointer to I2C driver device structure.
buf	Pointer to data buffer.
len	Data buffer length.
stop	Determines if STOP condition is sent.

#### Returns

Execution status.

#### **Return values**

I2C_STATUS_DONE	Success.
I2C_STATUS_ERROR	I2C error.
I2C_STATUS_ARBL	I2C arbitration lost error.
I2C_STATUS_NACK	Slave no-acknowledge.

Definition at line 47 of file recv.c.

# 9.3.0.0.9 i2c\_status\_t imx\_recvbyte ( imx\_dev\_t \* dev, uint8\_t \* byte, int nack, int stop )

Private function. Receives one byte over 12C bus.

#### **Parameters**

dev	Pointer to I2C driver device structure.
byte	Pointer to variable where store received byte.
nack	Whether send NACK or not.
stop	Whether send STOP or not.

#### Returns

Execution status.

## Return values

I2C_STATUS_ERROR	I2C error.
0	Success.

Definition at line 87 of file common.c.

# 9.3.0.0.10 i2c\_status\_t imx\_send ( void \* hdl, void \* buf, unsigned int len, unsigned int stop )

Sends data over I2C bus.

#### **Parameters**

hdl	Pointer to I2C driver device structure.
buf	Pointer to data buffer.
len	Data buffer length in bytes.
stop	Determines whether STOP condition is sent after data transfer.

#### Returns

Execution status.

#### **Return values**

I2C_STATUS_DONE	Success.
I2C_STATUS_ERROR	I2C error.
I2C_STATUS_ARBL	I2C arbitration lost error.
I2C_STATUS_NACK	Slave no-acknowledge.

Definition at line 47 of file send.c.

# 9.3.0.0.11 i2c\_status\_t imx\_sendaddr10 ( imx\_dev\_t \* dev, unsigned addr, int read, int restart )

Private function. Sends 10-bit slave address on I2C bus.

#### **Parameters**

dev	Pointer to I2C driver device structure.	
addr	Slave device address.	
read	Determines read (IMX_I2C_ADDR_RD) or write (IMX_I2C_ADDR_WR) on I2C bus.	
restart	Determines if repeated Start condition is generated.	

#### Returns

Execution status.

#### Return values

I2C_STATUS_ERROR	I2C error.
I2C_STATUS_ARBL	I2C arbitration lost error.
I2C_STATUS_NACK	Slave no-acknowledge.
0	Success.

Definition at line 195 of file common.c.

# 9.3.0.0.12 i2c\_status\_t imx\_sendaddr7 ( imx\_dev\_t \* dev, unsigned addr, int read, int restart )

Private function. Sends 7-bit slave address on I2C bus.

#### **Parameters**

dev	Pointer to I2C driver device structure.	
addr	Slave device address.	
read	Determines read (IMX_I2C_ADDR_RD) or write (IMX_I2C_ADDR_WR) on I2C bu	
restart	Determines if repeated Start condition is generated.	

#### Returns

Execution status.

#### Return values

I2C_STATUS_ERROR	I2C error.
I2C_STATUS_ARBL	I2C arbitration lost error.
I2C_STATUS_NACK	Slave no-acknowledge.
0	Success.

Definition at line 170 of file common.c.

# 9.3.0.0.13 i2c\_status\_t imx\_sendbyte ( imx\_dev\_t \* dev, uint8\_t byte )

Private function. Sends one byte on I2C bus.

#### **Parameters**

dev	Pointer to I2C driver device structure.
byte	Byte to send.

#### Returns

Execution status.

#### **Return values**

I2C_STATUS_ERROR	I2C error.
I2C_STATUS_ARBL	I2C arbitration lost error.
I2C_STATUS_NACK	Slave no-acknowledge.
0	Success.

Definition at line 121 of file common.c.

# 9.3.0.0.14 int imx\_set\_bus\_speed ( void \* hdl, unsigned int speed, unsigned int \* ospeed )

Sets i2c bus speed.

#### **Parameters**

hdl	Pointer to I2C device structure.	
speed	Required speed.	
ospeed	Pointer to variable where real calculated speed is returned.	

#### Returns

Execution status.

#### **Return values**

-1	Fail.
0	Success.

Definition at line 70 of file bus\_speed.c.

# 9.3.0.0.15 int imx\_set\_slave\_addr ( void \* hdl, unsigned int addr, i2c\_addrfmt\_t fmt )

Sets I2C slave address for send() and receive() commands.

#### **Parameters**

hdl	Pointer to I2C driver device structure.	
addr	I2C device slave address.	
fmt	I2C device slave address length I2C_ADDRFMT_10BIT or I2C_ADDRFMT_7BIT.	

#### Returns

Execution status.

### **Return values**

-1	Fail with errno set.
0	Success.

Definition at line 44 of file slave\_addr.c.

# 9.3.0.0.16 int imx\_version\_info ( i2c\_libversion\_t \* version )

Gets I2C library version.

#### **Parameters**

version Pointer to i2c_libversion_t structure to fill.
--

## Returns

Execution status.

#### **Return values**



Definition at line 45 of file version.c.

# 9.3.0.0.17 int imx\_wait\_bus\_not\_busy ( imx\_dev\_t \* dev )

Private function. Waits while I2C bus is in busy state.

#### **Parameters**

(	dev	Pointer to I2C driver device structure.
---	-----	---

#### Returns

Execution status.

#### **Return values**

0	Success.
-1	Fails on timeout.

Definition at line 42 of file wait.c.

# 9.3.0.0.18 uint32\_t imx\_wait\_status ( imx\_dev\_t \* dev )

Private function. Waits on I2C interrupt and then returns I2C Status register content.

## **Parameters**

dev Pointer to I2C driver of	device structure.
------------------------------	-------------------

#### **Returns**

I2C Status register value or zero when timeouts.

Definition at line 75 of file wait.c.

9.3.0.0.19 int query\_hwi\_device ( imx\_dev\_t \* dev, unsigned unit )

Finds I2C device in hwi table.

## **Parameters**

dev	Pointer to I2C driver device structure.	
unit	I2C unit number.	1

## Returns

Execution status.

## **Return values**

1	Success.
0	Not found.

Definition at line 43 of file options.c.

# SD/eMMC driver (devb-sdmmc-imx)

This part describes the SD/eMMC driver.

# **Modules**

- Board specific interface
  - i.MX SD/eMMC board specific interface.
- Host controller interface

i.MX SD/eMMC host controller interface.

# 10.1 Detailed Description

This part describes the SD/eMMC driver. *NOTE:* SD, SDIO and eMMC interfaces, including core modules are not documented using Doxygen.

The SD/eMMC driver does not configure clock sources and does not configure SD/eMMC pins directly. These are configured in BSP startup code.

The SD/eMMC driver supports various command line options documented in src/hardware/devb/sdmmc/devb-sdmmc.use file. Content of this file is also accessible in running QNX system by executing use command:

```
# use devb-sdmmc-imx
```

After driver start dev/hdx and dev/hdxty devices are commonly created.

- dev/hdx is the hard disk x. Hard disk represents each raw disk and may be accessed using POSIX standard api.
- dev/hdxty is hdty partition on it. QNX supports following partitions .

#### SD/eMMMC driver integration into QNX sub-system:

#### io-blk:

The io-blk.so library provides block I/O support for the devb-\* driver. Most of the file system shared libraries ride on top of the Block I/O module. The io-blk.so module also acts as a resource manager and exports a block-special file for each physical device.

#### cam-disk:

The cam-disk.so provides common access methods (CAMs) for hard disk devices.

## $\label{eq:continuous} \mbox{devb-* options to improve R/W performance:}$

blk noatime,commit=none,delwri=5:5,maxio=256,rapolicy=aggressive,cache=20m

For more details please refer QNX knowledge base on web.

# 10.2 Board specific interface

i.MX SD/eMMC board specific interface.

#### **Data Structures**

• struct \_imx\_ext

# **Typedefs**

• typedef struct \_imx\_ext imx\_ext\_t

## **Functions**

- int my\_getsubopt (char \*\*optionp, char \*const \*tokens, char \*\*valuep)
- int bs\_event (sdio\_hc\_t \*hc, sdio\_event\_t \*ev)

# 10.2.1 Detailed Description

i.MX SD/eMMC board specific interface.

# 10.2.2 Typedef Documentation

10.2.2.0.1 typedef struct \_imx\_ext imx\_ext\_t

Structure describing board specific configuration

## 10.2.3 Function Documentation

10.2.3.0.1 int bs\_event (  $sdio_hc_t * hc$ ,  $sdio_event_t * ev$  )

Board specific event

### **Parameters**

hc	Host controller handle
ev	Event

#### Returns

Execution status

Definition at line 519 of file bs.c.

# 10.2.3.0.2 int my\_getsubopt ( char \*\* optionp, char \*const \* tokens, char \*\* valuep )

Use ":" as separator, other than the regular ","

## **Parameters**

optionp	Option pointer
tokens	Tokens
valuep	Value pointer

## **Return values**

-1	if index out of bounds.
Index	value.

Definition at line 178 of file bs.c.

# 10.3 Host controller interface

i.MX SD/eMMC host controller interface.

#### **Data Structures**

- struct \_imx\_sdhcx\_adma32\_t
- struct \_imx\_usdhcx\_hc

# **Typedefs**

- typedef struct \_imx\_sdhcx\_adma32\_t imx\_sdhcx\_adma32\_t
- typedef struct \_imx\_usdhcx\_hc imx\_sdhcx\_hc\_t

## **Functions**

- int imx\_sdhcx\_dinit (sdio\_hc\_t \*hc)
- int imx\_sdhcx\_init (sdio\_hc\_t \*hc)

# 10.3.1 Detailed Description

i.MX SD/eMMC host controller interface.

# 10.3.2 Typedef Documentation

10.3.2.0.1 typedef struct \_imx\_sdhcx\_adma32\_t imx\_sdhcx\_adma32\_t

32 bit ADMA descriptor definition

10.3.2.0.2 typedef struct \_imx\_usdhcx\_hc imx\_sdhcx\_hc\_t

Processor specific structure

## 10.3.3 Function Documentation

10.3.3.0.1 int imx\_sdhcx\_dinit ( sdio\_hc\_t \* hc )

Host controller de-initialization

#### **Parameters**

hc | Host controller handle

## Returns

EOK always

Definition at line 1234 of file imx\_hc.c.

# 10.3.3.0.2 int imx\_sdhcx\_init ( sdio\_hc\_t \* hc )

Host controller initialization

## **Parameters**

hc Host controller handle

## Returns

**Execution status** 

Definition at line 1285 of file imx\_hc.c.

# QNX startup program (startup-imx-sabre)

This part describes an QNX startup program code. Start code is performed during QNX boot sequence. The startup code initializes the hardware, fills the system page with information about the hardware, loads callout routines that the kernel uses for interacting with the hardware, and then loads and starts the microkernel and process manager, procnto. More information about QNX start can be found on QNX website.

Generic options for startup program are stored in build file:

```
startup-imx-sabre -m -v -n0 -e -W
```

#### **Generic options:**

#### - m

Enable Data-cache/MMU for startup code (it improves QNX boot time).

#### - n0

Enable NOR QSPI Flash memory. Initializes QSPI device clock speed and routes pins to NOR Flash memory (QSPI pin signals needs to be interconnected on board).

#### -n1

Enable NAND Flash memory (will re-route SAI1 and SD3 signals)

#### -е

Enable eMMC memory. Initializes USDHC3 device clock speed and routes pins to the eMMC Flash memory (Please check if eMMC (U10) chip is available/soldered on board).

#### -W

Enable watchdog device. If watchdog device is enabled, wdtkick driver must be started in build file (utility for watchdog timer refreshing).

# IPL - Initial Program Loader (ipl-imx-sabre)

This part describes an QNX Initial program loader (IPL) code. The initial task of the IPL is to minimally configure the hardware to create an environment that allows the startup program (e.g. startup-bios, startup-ixdp425, etc.), and consequently the Neutrino microkernel, to run. This includes at least the following:

- 1. Start execution from the reset vector.
- 2. Configure the memory controller. This may include configuring the chip selects and/or PCI controller.
- 3. Configure clocks.
- 4. Set up a stack to allow the IPL library to perform OS verification and setup (download, scan, set up, and jump to the OS image).

More information about QNX Initial Program Loader (IPL) can be can be found on QNX website.

# **RTC - Real Time Clock**

This part describes the RTC application.

## **Functions**

- int init\_mx7srtc (struct chip\_loc \*chip, char \*argv[])
- int get mx7srtc (struct tm \*tm, int cent reg)
- int set\_mx7srtc (struct tm \*tm, int cent\_reg)
- int init\_net (struct chip\_loc \*chip, char \*argv[])
- int get\_net (struct tm \*tm, int cent\_reg)
- int set\_net (struct tm \*tm, int cent\_reg)
- char \* query\_clock\_hw (struct chip\_loc \*chip)
- int load\_external\_clock (const char \*given\_name, struct rtc\_desc \*clk)
- int close external clock (void)
- unsigned chip\_read (unsigned off, unsigned size)
- void <a href="mailto:chip\_write">chip\_write</a> (unsigned off, unsigned val, unsigned size)
- int main (int argc, char \*argv[])

# 13.1 Detailed Description

This part describes the RTC application. RTC application sets or gets date from realtime clock. More information about RTC driver in QNX OS can be found on QNX website - rtc.

This driver version implements i.MX RTC driver as a part of rtc application.

The RTC application supports various command line options documented in src/utils/r/rtc/rtc.use file. Content of this file is also accessible in running QNX system by executing use command:

```
use rtc
```

The RTC driver is executed by default when system starts thus system time is synchronized with RTC. RTC can be also executed manually:

```
rtc hw
```

When system starts first time (eg. after RTC backup battery replacement) the RTC peripheral is stopped and should be manually synchronized with system time by execution:

```
rtc -s hw
```

116 RTC - Real Time Clock

# 13.2 Function Documentation

# 13.2.0.0.1 unsigned chip\_read ( unsigned off, unsigned size )

Reads value stored in register specified by register offset and register size.

#### **Parameters**

off	Register offset.	
size	Register size - 8, 16, 32 bits.	

#### Returns

Value read from register.

Definition at line 66 of file qnxrtc.c.

## 13.2.0.0.2 void chip\_write ( unsigned off, unsigned val, unsigned size )

Writes value into a register specified by register offset and register size.

#### **Parameters**

off	Register offset.	
val	Value to write.	
size	Register size in bits - 8, 16, 32 bits.	

Definition at line 123 of file qnxrtc.c.

## 13.2.0.0.3 int close\_external\_clock ( void )

Closes rtc dynamic library.

#### Returns

Execution status.

#### **Return values**

-1	Execution failed.
0	Dynamic library closed.

Definition at line 264 of file support.c.

## 13.2.0.0.4 int get\_mx7srtc ( struct tm \* tm, int cent\_reg )

Gets i.mx rtc time.

#### **Parameters**

tm	Pointer to a time structure.
cent_reg	Unussed parameter.

#### Returns

Execution status.

#### **Return values**

0 Success.	
------------	--

Definition at line 70 of file clk\_mx7srtc.c.

# 13.2.0.0.5 int get\_net ( struct tm \* tm, int cent\_reg )

Gets network rtc time.

#### **Parameters**

tm	Pointer to a time structure.
cent_reg	Unussed parameter.

#### Returns

Execution status.

#### **Return values**

-1	Failed.
0	Success.

Definition at line 88 of file clk\_net.c.

# 13.2.0.0.6 int init\_mx7srtc ( struct chip\_loc \* chip, char \* argv[] )

Initializes i.mx rtc.

#### **Parameters**

chip	Pointer to chip structure.
argv	Command line arguments.

#### Returns

SNVS registers size.

Definition at line 49 of file clk\_mx7srtc.c.

118 RTC - Real Time Clock

# 13.2.0.0.7 int init\_net ( struct chip\_loc \* chip, char \* argv[] )

Initializes network rtc.

#### **Parameters**

chip	Pointer to chip structure.
argv	Command line arguments.

#### Returns

Execution status.

#### **Return values**

0	Success.
-1	Failed.

Definition at line 52 of file clk\_net.c.

# 13.2.0.0.8 int load\_external\_clock ( const char \* given\_name, struct rtc\_desc \* clk )

Loads rtc functions from specified dynamic library.

#### **Parameters**

given_name	A name of dynamic library.
clk	Pointer to rtc_desc structure.

#### Returns

Execution status.

#### **Return values**

-1	Execution failed.	
0	Dynamic library open failed.	
1	Success.	

Definition at line 211 of file support.c.

## 13.2.0.0.9 int main ( int argc, char \* argv[] )

Application main function.

#### **Parameters**

argc	Argument count.
argv	Pointer to argument array.

#### Returns

Execution status.

Definition at line 203 of file qnxrtc.c.

## 13.2.0.0.10 char\* query\_clock\_hw ( struct chip\_loc \* chip )

Gets HW rtc type from environment variable, syspage or hwinfo table.

#### **Parameters**

chip	Pointer to RTC chip structure.
------	--------------------------------

#### Returns

Pointer to a string with RTC name or NULL.

Definition at line 141 of file support.c.

## 13.2.0.0.11 int set\_mx7srtc ( struct tm \* tm, int cent\_reg )

Sets i.mx rtc time.

#### **Parameters**

tm	Pointer to a time structure.
cent_reg	Unussed parameter.

#### Returns

Execution status.

# Return values



Definition at line 115 of file clk\_mx7srtc.c.

## 13.2.0.0.12 int set\_net ( struct tm \* tm, int cent\_reg )

Sets network rtc time.

#### **Parameters**

tm	Pointer to a time structure.
cent reg	Unussed parameter.

120 RTC - Real Time Clock

## Returns

Execution status.

## Return values

-1	Failed.
0	Success.

Definition at line 121 of file clk\_net.c.

# **CAN - Controller Area Network driver (dev-can-imx)**

This part describes the CAN driver.

## **Functions**

- void can tx (CANDEV FLEXCAN \*cdev, canmsg t \*txmsg)
- void can\_debug (CANDEV\_FLEXCAN \*dev)
- void can\_print\_mailbox (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void can\_print\_reg (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void set port32 (unsigned port, uint32 t mask, uint32 t data)
- const struct sigevent \* can intr (void \*area, int id)
- void can\_drvr\_transmit (CANDEV \*cdev)
- int can drvr devctl (CANDEV \*cdev, int dcmd, DCMD DATA \*data)
- void can\_init\_intr (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit, uint32\_←
   t mdriver\_intr)
- void can init hw (CANDEV FLEXCAN INFO \*devinfo, CANDEV FLEXCAN INIT \*devinit)
- void device\_init (int argc, char \*argv[])
- void create\_device (CANDEV\_FLEXCAN\_INIT \*devinit)
- int main (int argc, char \*argv[])
- void mdriver print data (CANDEV FLEXCAN INFO \*devinfo)
- int mdriver\_init (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)
- int mdriver find mbxid (CANDEV FLEXCAN INFO \*devinfo, uint32 t canmid)
- void mdriver\_init\_data (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)

# 14.1 Detailed Description

This part describes the CAN driver. There are two FlexCAN peripherals on i.MX7 platform but only FlexCAN 2 is used on i.MX7D Sabre board. Start of the CAN driver (FlexCAN 2 device) is performed during the QNX boot sequence via following command in the build file. A default CAN bitrate is 250k.



For possible input parameters see src/hardware/can/imx/dev-can-imx.use file.

For examples how to use CAN driver see src/hardware/can/imx/canimx.readme file.

# 14.2 Function Documentation

## 14.2.0.0.1 void can\_debug ( CANDEV\_FLEXCAN \* dev )

Print debug information.

#### **Parameters**

Definition at line 1052 of file canimx.c.

# 14.2.0.0.2 int can\_drvr\_devctl ( CANDEV \* cdev, int dcmd, DCMD\_DATA \* data )

LIBCAN driver devctl function.

#### **Parameters**

cdev	Pointer to a CAN device.
dcmd	CAN command.
data	Pointer to a CAN command data.

#### **Return values**

EOK	In case of success.
EINVAL	Invalid argument.
EXIT_FAILURE	FlexCAN Freeze Mode failed.
ENOTSUP	Command not supported.

Definition at line 415 of file canimx.c.

## 14.2.0.0.3 void can\_drvr\_transmit ( CANDEV \* cdev )

LIBCAN driver transmit function.

#### **Parameters**

cdev Pointer to a C	AN device.
---------------------	------------

#### Returns

none

Definition at line 387 of file canimx.c.

# 

Initialize CAN device registers.

#### **Parameters**

devinfo	Pointer to a device info structure.
devinit	Pointer to a device init structure.

Definition at line 707 of file canimx.c.

# 

Initialize CAN device registers

#### **Parameters**

devinfo	Pointer to a device info structure.
devinit	Pointer to a device init structure.
mdriver_intr	Mini_driver active status flag.

Definition at line 656 of file canimx.c.

## 14.2.0.0.6 const struct sigevent\* can\_intr ( void \* area, int id )

CAN interrupt handler.

#### **Parameters**

area	Pointer to a CAN device info.
id	Mailbox ID.

#### Returns

Pointer to an event structure.

Definition at line 88 of file canimx.c.

## 14.2.0.0.7 void can\_print\_mailbox ( CANDEV\_FLEXCAN\_INFO \* devinfo )

Print CAN device mailbox memory.

#### **Parameters**

devinfo	Device info structure.

Definition at line 1088 of file canimx.c.

## 14.2.0.0.8 void can\_print\_reg ( CANDEV\_FLEXCAN\_INFO \* devinfo )

Print CAN device registers.

#### **Parameters**

pinter to a device info structure.	devinfo
------------------------------------	---------

Definition at line 1065 of file canimx.c.

## 14.2.0.0.9 void can\_tx ( CANDEV\_FLEXCAN \* dev, canmsg\_t \* txmsg )

Transmit a CAN message from the specified mailbox.

#### **Parameters**

dev	Pointer to a CAN device structure.
txmsg	Pointer to a CAN message structure.

Definition at line 983 of file canimx.c.

# 14.2.0.0.10 void create\_device ( CANDEV\_FLEXCAN\_INIT \* devinit )

Create CAN device.

#### **Parameters**

evice init structure.	devinit Pointer to a
-----------------------	----------------------

Definition at line 418 of file driver.c.

# 14.2.0.0.11 void device\_init ( int argc, char \* argv[] )

Initialize CAN device.

#### **Parameters**

argc	Parameter passed from the main function.
argv	Parameter passed from the main function.

Definition at line 176 of file driver.c.

# 14.2.0.0.12 int main ( int argc, char \* argv[] )

CAN driver main function.

#### **Parameters**

argc	The count of total command line arguments passed to executable on execution.
argv	The array of character string of each command line argument passed to executable on execution.

#### **Return values**

0	In case of success.
-1	In case of error.

Definition at line 146 of file driver.c.

# 14.2.0.0.13 int mdriver\_find\_mbxid ( CANDEV\_FLEXCAN\_INFO \* devinfo, uint32\_t canmid )

Function to search though all devices to find a matching message ID.

#### **Parameters**

devinfo	Pointer to a device info structure.
canmid	CAN message ID.

#### Returns

Matching mailbox ID or -1.

Definition at line 108 of file mdriver.c.

# 14.2.0.0.14 int mdriver\_init ( CANDEV\_FLEXCAN\_INFO \* devinfo, CANDEV\_FLEXCAN\_INIT \* devinit )

Function to search through the list of mini-drivers for one that matches our interrupt vector.

#### **Parameters**

devinfo	Pointer to a device info structure.
devinit	Pointer to a device init structure.

#### Returns

Matching interrupt vector or -1.

Definition at line 53 of file mdriver.c.

# 14.2.0.0.15 void mdriver\_init\_data ( CANDEV\_FLEXCAN\_INFO \* devinfo, CANDEV\_FLEXCAN\_INIT \* devinit )

Function to add buffered mdriver CAN messages to the driver's message buffer. This function also sorts the messages into the appropriate device according to the message ID.

#### **Parameters**

	Pointer to a device info structure.
devinit	Pointer to a device init structure.

Definition at line 131 of file mdriver.c.

# 14.2.0.0.16 void mdriver\_print\_data ( CANDEV\_FLEXCAN\_INFO \* devinfo )

Function to print out the mdriver's status and buffered data.

#### **Parameters**

Definition at line 204 of file mdriver.c.

# 14.2.0.0.17 void set\_port32 ( unsigned port, uint32\_t mask, uint32\_t data )

Function to modify a register.

#### **Parameters**

port	Register address.
mask	Clear mask.
data	Data to be written into a register.

Definition at line 75 of file canimx.c.

# Chapter 15

# Serial Asynchronous driver (devc-serial-imx)

This part describes the serial (devc) driver.

#### **Data Structures**

struct my\_pulse\_struct

#### **Functions**

- int query\_hwi\_device (TTYINIT\_MX1 \*dip, unsigned unit)
- unsigned options (int argc, char \*argv[])
- int my\_attach\_pulse (void \*\*x, struct sigevent \*event, void(\*handler)(DEV\_MX1 \*dev, struct sigevent \*event), DEV\_MX1 \*dev)
- int my detach pulse (void \*\*x)
- int edit (TTYDEV \*dev, unsigned c)
- int tto (TTYDEV \*ttydev, int action, int arg1)
- void ser\_stty (DEV\_MX1 \*dev)
- int drain\_check (TTYDEV \*ttydev, uintptr\_t \*count)

# 15.1 Detailed Description

This part describes the serial (devc) driver. There are five UART peripherals on i.MX7 but only UART1 is initialized by default (console functionality). By default start of the serial driver (UART1) is performed during the QNX boot sequence via following command in the build file. A default communicate speed is 115200 bauds.

For possible input parameters see src/hardware/devc/serial/imx/devc-serial-imx.use file.

## 15.2 Function Documentation

#### 15.2.0.0.1 int drain\_check ( TTYDEV \* ttydev, uintptr\_t \* count )

Check whether a device has drained.

#### **Parameters**

ttydev	Pointer to a tty device structure.
count	

#### Returns

**Execution status** 

#### **Return values**

1	Device has drained.
0	Device has not drained.

Definition at line 590 of file tto.c.

#### 15.2.0.0.2 int edit ( TTYDEV \* dev, unsigned c )

This function takes data from io-char's output buffer and gives it to the hardware. It also deals with stty commands, by calling ser\_stty(), and provides line control and line status information.

#### **Parameters**

dev	Pointer to the driver's TTYDEV structure.
С	

#### Returns

Always 0.

Definition at line 41 of file tedit.c.

15.2.0.0.3 int my\_attach\_pulse ( void \*\* x, struct sigevent \* event, void(\*)(DEV\_MX1 \*dev, struct sigevent \*event) handler, DEV\_MX1 \* dev )

Attach a new pulse handler.

Х	Handler to the pulse structure.
event	Pointer to the event structure.
handler	Pointer to the handler to be attached.
dev	Serial device context structure.

Execution status.

Definition at line 88 of file pulse.c.

#### 15.2.0.0.4 int my\_detach\_pulse ( void \*\* x )

Detach a pulse handler.

#### **Parameters**

Х	Handler to the pulse structure.
---	---------------------------------

#### Returns

Execution status.

Definition at line 138 of file pulse.c.

#### 15.2.0.0.5 unsigned options ( int argc, char \* argv[] )

Parse input options and set device parameters.

#### **Parameters**

argc	The count of total command line arguments passed to executable on execution.
argv	The array of character string of each command line argument passed to executable on execution.

#### Returns

Number of ports.

Definition at line 70 of file options.c.

#### 15.2.0.0.6 int query\_hwi\_device ( TTYINIT\_MX1 \* dip, unsigned unit )

Specify parameters for default devices from hwi\_info tags.

#### **Parameters**

dip	Pointer to a tty device structure.
unit	Index of the device.

#### Returns

Execution status.

Definition at line 41 of file options.c.

# 15.2.0.0.7 void ser\_stty ( DEV\_MX1 \* dev )

Configures registers that can be changed dynamically at runtime (baud, parity, stop bits, etc.).

#### **Parameters**

Definition at line 324 of file tto.c.

#### 15.2.0.0.8 int tto ( TTYDEV \* ttydev, int action, int arg1 )

This function takes data from io-char's output buffer and gives it to the hardware. It also deals with stty commands, by calling ser\_stty(), and provides line control and line status information.

#### **Parameters**

ttydev	Pointer to the driver's TTYDEV structure.	
action	One of: TTO_STTY - An stty command was received. It's called by io-char when the stty command is performed on the device. This action calls ser_stty(); the argument is ignored. TTO_CTRL - set the characteristics of the port i.e. control RS-232 modem lines. arg1 _SERCTL_BRK_CHG - called by io-char when the application requests a break such as tcsendbreak() be sent arg1 _SERCTL_DTR_CHG - changes the DTR line arg1 _SERCTL_RTS_CHG - changes the RTS line; io-char calls this to assert hardware flow control when the input buffer is filling up (based on the high-water level) TTO_LINESTATUS - a request for line status. Returns the status of the Modem Status and Modem Control registers when the user performs a devctl() with DCMD_CHR_LINESTATUS; the argument is ignored. TTO_DATA - used if tto() is called directly from the interrupt handler to transmit data or when io-char's write handler calls down to initiate a transfer. TTO_EVENT - used to call into the tto() at thread time to transmit data. The interrupt handler can return this event rather than calling tto() directly.	
arg1	A data value which has different meanings for different actions. It's used to pass flags that modify the action.	

#### Returns

**Execution status** 

Definition at line 70 of file tto.c.

# **Chapter 16**

# SDMA library (libdma-sdma-imx7x)

This part describes SDMA library.

#### **Data Structures**

- struct sdma\_bd\_cmd\_and\_status\_s
- struct sdma\_bd\_t
- struct sdma\_ccb\_t
- struct sdma\_ch\_ctx\_t
- struct microcode\_info\_t
- struct sdma\_scriptinfo\_t
- struct sdma\_shmem\_t

# **Typedefs**

• typedef struct sdma\_bd\_cmd\_and\_status\_s sdma\_bd\_cmd\_and\_status\_t

#### **Functions**

- sdma\_chan\_t \* chan\_create (unsigned ch\_num)
- void chan\_destroy (sdma\_chan\_t \*chan\_ptr)
- void register\_init (void)
- int parse\_init\_options (const char \*options)
- int parse\_channel\_options (sdma\_chan\_t \*chan\_ptr, const char \*options)
- void callback\_reenable\_descr (unsigned ch\_num)
- int sdma\_init (const char \*options)
- void sdma\_fini (void)
- void sdma\_query\_channel (void \*handle, dma\_channel\_query\_t \*chinfo)
- int sdma\_driver\_info (dma\_driver\_info\_t \*info)
- int sdma\_channel\_info (unsigned channel, dma\_channel\_info\_t \*info)
- void \* sdma\_channel\_attach (const char \*optstring, const struct sigevent \*event, unsigned \*channel, int prio, unsigned flags)
- void sdma\_channel\_release (void \*handle)

- int sdma\_setup\_xfer (void \*handle, const dma\_transfer\_t \*tinfo)
- int sdma\_xfer\_start (void \*handle)
- int sdma xfer abort (void \*handle)
- unsigned sdma bytes left (void \*handle)
- int sdma xfer complete (void \*handle)
- int get\_dmafuncs (dma\_functions\_t \*functable, int tabsize)
- int sdmaram\_script\_load ()
- · int sdmacmd cmdch create (void)
- void sdmacmd cmdch destroy (void)
- void sdmacmd\_ctx\_config (sdma\_chan\_t \*chan\_ptr)
- int sdmacmd ctx load (sdma chan t \*chan ptr)
- int sdmascript\_lookup (sdma\_scriptinfo\_t \*scriptinfo)
- · void ctor (void)
- · void dtor (void)
- const struct sigevent \* irg handler (void \*area, int id)
- int sdmairq\_init (uint32\_t irq)
- void sdmairq\_fini (void)
- void sdmairq\_event\_add (uint32\_t channel, const struct sigevent \*event)
- void sdmairq\_event\_remove (uint32\_t channel)
- void sdmairq\_callback\_add (uint32\_t channel, sdmairq\_callback\_t func\_ptr)
- void sdmairg\_callback\_remove (uint32\_t channel)
- int sdmasync\_init (void)
- void sdmasync fini (void)
- pthread\_mutex\_t \* sdmasync\_cmdmutex\_get (void)
- pthread\_mutex\_t \* sdmasync\_libinit\_mutex\_get (void)
- pthread\_mutex\_t \* sdmasync\_regmutex\_get (void)
- int sdmasync\_is\_first\_process (void)
- int sdmasync\_is\_last\_process (void)
- void sdmasync\_process\_cnt\_incr (void)
- void sdmasync\_process\_cnt\_decr (void)
- off64\_t sdmasync\_ccb\_paddr\_get (void)
- sdma ccb t \* sdmasync ccb ptr get (void)

# 16.1 Detailed Description

This part describes SDMA library. SDMA library is intended to be used by other drivers but it can be also used in appliaction e.g. for memory to memory transfers.

Library can be linked statically (BSP\_root/src/lib/dma/sdma/imx7x/arm/a.le.v7/libdma-sdma-imx7x.a) or dynamically (BSP\_root/src/lib/dma/sdma/imx7x/arm/so.le.v7/libdma-sdma-imx7x.so). For more information about libraries see chapter "Using libaries" in the "QNX Neutrino RTOS Programmer's Guide".

For examples how to use SDMA library see src/lib/dma/sdma/README.txt file.

# 16.2 Typedef Documentation

16.2.0.0.1 typedef struct sdma bd cmd and status s sdma bd cmd and status t

SDMA Buffer descriptor Command register bits definition \*

# 16.3 Function Documentation

#### 16.3.0.0.1 void callback\_reenable\_descr ( unsigned ch\_num )

Set DONE bit in all BDs for selected channel.

#### **Parameters**

ch_num	Channel number.
--------	-----------------

Definition at line 330 of file api.c.

#### 16.3.0.0.2 sdma\_chan\_t\* chan\_create ( unsigned ch\_num )

Allocates all the data structures required by the channel. All structure member not explicitly initialized here are set to zero by default.

#### **Parameters**

ch_num	Channel number.
--------	-----------------

#### Returns

Pointer to the SDMA library Channel control structure.

Definition at line 96 of file api.c.

#### 16.3.0.0.3 void chan\_destroy ( sdma\_chan\_t \* chan\_ptr )

Deallocate channel resources.

#### **Parameters**

chan_ptr	Pointer to the SDMA library Channel control structure.
----------	--

Definition at line 176 of file api.c.

#### 16.3.0.0.4 void ctor ( void )

SDMA library constructor. It's run when a shared library is loaded.

Definition at line 122 of file init.c.

#### 16.3.0.0.5 void dtor ( void )

SDMA library destructor.

Definition at line 151 of file init.c.

#### 16.3.0.0.6 int get\_dmafuncs ( dma\_functions\_t \* functable, int tabsize )

Initialize function pointer table.

#### **Parameters**

functable	Function pointer table address.
tabsize	Function pointer table size.

#### Returns

Always returns 0.

Definition at line 845 of file api.c.

#### 16.3.0.0.7 const struct sigevent\* irq\_handler ( void \* area, int id )

SDAM interrupt request handler.

#### **Parameters**

area	Not used.
id	Not used.

#### Returns

Address of event structure or NULL.

Definition at line 56 of file irq.c.

#### 16.3.0.0.8 int parse\_channel\_options ( sdma\_chan\_t \* chan\_ptr, const char \* options )

Parse "options" string and sets "Channel control structure" parameters.

#### **Parameters**

chan_ptr	SDMA library Channel control structure pointer.
options	String containing additional channel options passed as the first argument of the
	sdma_channel_attach() method.

#### Returns

Execution status.

#### **Return values**

0	Success.
-1	In case of any other error.

Definition at line 277 of file api.c.

#### 16.3.0.0.9 int parse\_init\_options ( const char \* options )

Parse command line driver parameters.

#### **Parameters**

options	Command line option string.
---------	-----------------------------

#### Returns

Execution status.

#### **Return values**

0	Success.
-1	In case of any other error.

Definition at line 219 of file api.c.

#### 16.3.0.0.10 void register\_init (void)

Initialize SDMA registers.

Definition at line 187 of file api.c.

#### 16.3.0.0.11 unsigned sdma\_bytes\_left ( void \* handle )

This method should return number of bytes left for transfer. It works only for UART SDMA scripts only.

#### **Parameters**

handle	Channel handle.

#### Returns

Number of bytes not transferred yet.

Definition at line 784 of file api.c.

# 16.3.0.0.12 void\* sdma\_channel\_attach ( const char \* optstring, const struct sigevent \* event, unsigned \* channel, int prio, unsigned flags )

Prepare chanel for data transfer.

optstring	DMA channel attache optional parameters string.
event	Event signaled on interrupt.

#### **Parameters**

channel	Channel type variable address (Channel type value: e.g. SDMA script type, e.g. IMX_SDMA_CHTYPE_AP_2_AP).
prio	Channel priority in range [IMX_SDMA_CH_PRIO_LO(1)IMX_SDMA_CH_PRIO_HI(7)].
flags	Channel attache flags (DMA_ATTACH_EVENT_ON_COMPLETE, DMA_ATTACH_EVENT_PER_SEGMENT and DMA_ATTACH_PRIORITY_HIGHEST are supported by this driver).

Definition at line 494 of file api.c.

#### 16.3.0.0.13 int sdma\_channel\_info ( unsigned *channel*, dma\_channel\_info\_t \* *info* )

Fill dma\_channel\_info\_t structure.

#### **Parameters**

chani	nel	Channel number.
info		Channel information structure address.

#### Returns

Always returns 0.

Definition at line 466 of file api.c.

#### 16.3.0.0.14 void sdma\_channel\_release ( void \* handle )

Release resources allocated by sdma\_channel\_attach() methods.

#### **Parameters**

handle	Channel handle.

Definition at line 579 of file api.c.

#### 16.3.0.0.15 int sdma\_driver\_info ( dma\_driver\_info\_t \* info )

Fill dma\_driver\_info\_t structure.

#### **Parameters**

info Driver information structure address.	
--	--

#### Returns

Always returns 0.

Definition at line 446 of file api.c.

#### 16.3.0.0.16 void sdma\_fini ( void )

Driver cleanup function.

Definition at line 407 of file api.c.

#### 16.3.0.0.17 int sdma\_init ( const char \* options )

Initialize SDMA driver.

#### **Parameters**

options	Optional driver start option. Supported options are: regbase=0x30BD0000 and irq=34.
---------	---

#### Returns

Execution status.

#### **Return values**

0	Success.
-1	In case of any other error.

Definition at line 352 of file api.c.

# 16.3.0.0.18 void sdma\_query\_channel ( void \* handle, dma\_channel\_query\_t \* chinfo )

Fill dma\_channel\_query\_t structure.

#### **Parameters**

handle	Channel handle.
chinfo	Channel information structure address.

Definition at line 431 of file api.c.

#### 16.3.0.0.19 int sdma\_setup\_xfer ( void \* handle, const dma\_transfer\_t \* tinfo )

Prepare SDMA channel for transfer.

handle	Channel handle.
tinfo	Transfer information structure address.

Always returns 0.

Definition at line 614 of file api.c.

#### 16.3.0.0.20 int sdma\_xfer\_abort ( void \* handle )

Abort transfer.

#### **Parameters**

handle Channel handle.
------------------------

#### Returns

Execution status.

#### **Return values**

0	Success.
-1	In case of any other error.

Definition at line 750 of file api.c.

#### 16.3.0.0.21 int sdma\_xfer\_complete ( void \* handle )

Transfer complete function. Set SDMA\_HOSTOVRn = 0 and return state of error("R") bit.

#### **Parameters**

handle	Channel handle.
--------	-----------------

#### Returns

Error bit("R") state.

Definition at line 805 of file api.c.

#### 16.3.0.0.22 int sdma\_xfer\_start ( void \* handle )

Start transfer.

handle	Channel handle.

Always returns 0.

Definition at line 725 of file api.c.

#### 16.3.0.0.23 int sdmacmd\_cmdch\_create ( void )

Create the command channel descriptor buffer, and associate it with the command control block. The command channel lives at channel 0 and is used to transfer data to/from private SDMA memory. Currently, the command channel is only used to write contexts, but could be used for other purposes.

#### Returns

Execution status.

#### Return values

0	Success.
-1	In case of any other error.

Definition at line 170 of file cmd.c.

#### 16.3.0.0.24 void sdmacmd\_cmdch\_destroy ( void )

Release resources allocated by sdmacmd\_cmdch\_create() function.

Definition at line 257 of file cmd.c.

#### 16.3.0.0.25 void sdmacmd\_ctx\_config ( sdma\_chan\_t \* chan\_ptr )

Configure a 'Channel context' based on the channel type. The necessary Channel context configuration can be found in the SDMA Scripts Library Specification.

#### **Parameters**

	chan_ptr	SDMA library Channel control structure pointer.
--	----------	---

Definition at line 269 of file cmd.c.

#### 16.3.0.0.26 int sdmacmd\_ctx\_load ( sdma\_chan\_t \* chan\_ptr )

Load the 'context image' configured by the sdmacmd\_ctx\_config() function into SDMA private context memory.

Execution status.

#### **Return values**

0	Success.
-1	In case of any other error.

Definition at line 316 of file cmd.c.

# 16.3.0.0.27 void sdmairq\_callback\_add ( uint32\_t *channel*, sdmairq\_callback\_t *func\_ptr* )

Attache callback function to the channel.

#### **Parameters**

channel	Channel number.
func_ptr	Callback function address.

Definition at line 137 of file irq.c.

#### 16.3.0.0.28 void sdmairq\_callback\_remove ( uint32\_t channel )

Remove channel callback.

#### **Parameters**

channel	Channel number.

Definition at line 147 of file irq.c.

#### 16.3.0.0.29 void sdmairq\_event\_add ( uint32\_t channel, const struct sigevent \* event )

Attached event to the channel.

#### **Parameters**

channel	Channel number.
event	

Definition at line 116 of file irq.c.

#### 16.3.0.0.30 void sdmairq\_event\_remove ( uint32\_t channel )

Remove event from the channel.

#### **Parameters**

Definition at line 126 of file irq.c.

#### 16.3.0.0.31 void sdmairq\_fini (void)

Deattache from the interrupt vector.

Definition at line 105 of file irq.c.

#### 16.3.0.0.32 int sdmairq\_init ( uint32\_t *irq* )

Attache to the interrupt vector and initialize event and callback arrays.

#### **Parameters**

irq	Interrupt vector number.
-----	--------------------------

#### Returns

Always return 0.

Definition at line 88 of file irq.c.

#### 16.3.0.0.33 int sdmaram\_script\_load ( )

Load a SDMA script into SDMA private context memory (experimental)

#### Returns

Execution status.

#### **Return values**

0	Success.
-1	In case of any other error.

Definition at line 71 of file cmd.c.

#### 16.3.0.0.34 int sdmascript\_lookup ( sdma\_scriptinfo\_t \* scriptinfo )

Initializes <a href="mailto:sdma\_scriptinfo\_t">sdma\_scriptinfo\_t</a> structure.

scriptinfo	- Address of sdma_scriptinfo_t structure to be initialized.
------------	---

Always returns EOK.

Definition at line 60 of file script.c.

#### 16.3.0.0.35 off64\_t sdmasync\_ccb\_paddr\_get ( void )

Return physical address of CCB array.

#### Returns

Physical address of CCB array.

Definition at line 170 of file sync.c.

#### 16.3.0.0.36 sdma\_ccb\_t \* sdmasync\_ccb\_ptr\_get ( void )

Return CCB array address.

#### Returns

CCB array address.

Definition at line 180 of file sync.c.

#### 16.3.0.0.37 pthread\_mutex\_t \* sdmasync\_cmdmutex\_get ( void )

Return command mutex address.

#### Returns

Command mutex address.

Definition at line 92 of file sync.c.

#### 16.3.0.0.38 void sdmasync\_fini ( void )

Release driver resources.

Definition at line 79 of file sync.c.

#### 16.3.0.0.39 int sdmasync\_init (void )

Open and map shared memory.

#### Returns

Execution status.

#### Return values

0	Success.
-1	In case of any other error.

Definition at line 53 of file sync.c.

## 16.3.0.0.40 int sdmasync\_is\_first\_process ( void )

Check if this process is the first process.

#### Returns

Execution status.

#### Return values

0	First process.
1	More processes are running.

Definition at line 124 of file sync.c.

#### 16.3.0.0.41 int sdmasync\_is\_last\_process ( void )

Check if this process is the last process.

#### Returns

Execution status.

#### Return values

0	Last process.
1	More processes are running.

Definition at line 140 of file sync.c.

#### 16.3.0.0.42 pthread\_mutex\_t \* sdmasync\_libinit\_mutex\_get ( void )

Return library mutex address.

#### Returns

Library mutex address.

Definition at line 102 of file sync.c.

#### 16.3.0.0.43 void sdmasync\_process\_cnt\_decr (void)

Decrement process counter.

Definition at line 160 of file sync.c.

#### 16.3.0.0.44 void sdmasync\_process\_cnt\_incr ( void )

Increment process counter.

Definition at line 152 of file sync.c.

#### 16.3.0.0.45 pthread\_mutex\_t \* sdmasync\_regmutex\_get ( void )

Return register mutex address.

#### Returns

Register mutex address.

Definition at line 112 of file sync.c.

# Chapter 17

# USB controller device mode mass storage mode DLL (devu-usbmass-imx-ci.so)

This part describes an USB controller device mode mass storage library usage.

#### **Functions**

- int imx\_otg\_init (chip\_ideadc \*dcctrl)
   int imx\_otg\_fini (chip\_ideadc \*dcctrl)
   void imx\_extra\_process\_args\_callout (chip\_ideadc \*dcctrl\_chip
- void imx\_extra\_process\_args\_callout (chip\_ideadc \*dcctrl, char \*options)
- void imx\_sync\_flush (void)

# 17.1 Detailed Description

This part describes an USB controller device mode mass storage library usage. USB Device controller driver(io-usb-dcd) example(s) can be started during QNX boot sequence by uncommenting following commands in the build file (name of the USB controller DLL is passed like a parameter into io-usb-dc stack). Note: All USB device mode exapmles are commented out in the build file and both USB controllers (USB OTG1 and USB OTG2) are started in host mode by default. Please don't start USB OTG1 controller in host mode if you uncomment a device mode example.

```
##### Example of Mass Storage device #####
# Step 1 - Create a ram disk
devb-ram ram capacity=16384, nodinit, cache=512k disk name=hd@10
waitfor /dev/hd10
fdisk /dev/hd10 add -t 6
mount -e /dev/hd10
waitfor /dev/hd10t6
mkdosfs /dev/hd10t6
# Step 2 - Start device stack
\verb|display_msg| Starting USB OTG 1 controller in the device mode (||dev/io-usb-dcd/*)...
io-usb-dcd -dusbumass-imx-ci ioport=0x30B10000,irq=75
waitfor /dev/io-usb-dcd/io-usb 4
waitfor /dev/io-usb-dcd/devu-usbumass-imx-ci.so 4
# Step 3 - Start Mass Storage function driver and enable USB soft connect
devu-umass_client-block -1 lun=0, devno=1, iface=0, fname=/dev/hd10
ulink_ctrl -l 1
```

# 17.2 Function Documentation

# 17.2.0.0.1 void imx\_extra\_process\_args\_callout ( chip\_ideadc \* *dcctrl,* char \* *options* )

Function used to analyze additional parameters passed to this dll.

#### **Parameters**

dcctrl	USB_OTG controller specific device data structure pointer.
options	optional parameters passed to this dll from command line.

Definition at line 101 of file imx.c.

#### 17.2.0.0.2 int imx\_otg\_fini ( chip\_ideadc \* dcctrl )

Function used to switch on VBUS (VBUS must be switched on in order to turn on Host mode).

#### **Parameters**

dcctrl	USB_OTG controller specific device data structure pointer.
--------	--

#### Returns

Execution status.

#### **Return values**

EOK	Success.
errno	See mmap_device_memory() error codes.

Definition at line 71 of file imx.c.

#### 17.2.0.0.3 int imx\_otg\_init ( chip\_ideadc \* dcctrl )

Function used to switch off VBUS (VBUS is switch on in startup code).

#### **Parameters**

dcctrl	USB_OTG controller specific device data structure pointer.
--------	--

#### Returns

Execution status.

#### **Return values**

EOK	Success.
orrno	See mmap device memory() error codes.
enno	See minap_device_memory() end codes.

Definition at line 41 of file imx.c.

# 17.2.0.0.4 void imx\_sync\_flush( void ) [inline]

Data synchronization function.

Definition at line 116 of file imx.c.

U	B controller device	mode mass sto	rage mode DLL	(devu-usbmass-	imx-ci.so)

148

# **Chapter 18**

# USB controller host mode DLL (devu-ehci-mx28.so)

This part describes an USB controller host mode library usage.

This part describes an USB controller host mode library usage. Start of USB Host controller driver(io-usb) is performed during QNX boot sequence via following commands in build file (name of the USB controller DLL is passed like a parameter into io-usb stack). Note: Both USB controllers are started in the host mode. Don't forget to remove OTG1 controller (ioport=0x30B10000,irq=75) from io-usb parameters if you plan to start some of the device mode examples.

```
io-usb -dehci-mx28 ioport=0x30B20100,irq=74,ioport=0x30B10100,irq=75
waitfor /dev/io-usb/io-usb 4
waitfor /dev/io-usb/devu-ehci-mx28.so 4
```

#### Starting Mass-storage devices

The devb-umass driver supports devices that follow the Mass Storage Class Specification. You can determine that the device is suitable by looking for the following information in the output from usb -vv:

```
# usb -vv
USB 0 (EHCI) v1.10, v1.01 DDK, v1.01 HCD
     Control, Interrupt, Bulk(SG), Isoch(Stream), High speed
Device Address
Upstream Host Controller : 0
Upstream Device Address
Upstream Port : 1
Upstream Port Speed : High
Vendor : 0x1005
Product
                               : 0xb113 (USB Flash Drive)
Device Release
                               : r1.00
USB Spec Release : v2.00
Serial Number : 070200010914A70
                               : 0x00 (Independent per interface)
Class
Max PacketSize0
                              : 64
Languages
Configurations
Configuration
Attributes
                              : 0x0409 (English)
                              : 1
                              : 1
                        : 0x80 (Bus-powered) : 500 mA
    Max Power
     Interfaces
       Interfaces : 1

Interface : 0 / 0

Class : 0x08 (Mass Storage)

Subclass : 0x06 (SCSI)

Protocol : 0x50
```

To use a USB mass-storage device on a Neutrino system, start io-usb as described above, then the devb-umass driver. By default, this driver creates an entry for disk-based devices in /dev in the form /dev/hdn, where n is the drive number. Once you've started the driver, you can treat the device like a disk.

For example, for a mass-storage device, type:

devb-umass cam pnp

To acces files on attached device you have to mount it. You can do it by the following command:

mount -t dos /dev/hd0 /mnt/disk0

# **Chapter 19**

# **Data Structure Documentation**

# 19.1 \_apbh\_dma\_gpmi1\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.1.1 Detailed Description

Define the APBH DMA structure with 1 GPMI Parameter word writes.

Definition at line 106 of file chipio.h.

The documentation for this struct was generated from the following file:

• src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.2 \_apbh\_dma\_gpmi3\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

# 19.2.1 Detailed Description

Define the APBH DMA structure with 3 GPMI Parameter word writes.

Definition at line 114 of file chipio.h.

The documentation for this struct was generated from the following file:

• src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.3 \_apbh\_dma\_gpmi5\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.3.1 Detailed Description

Define the APBH DMA structure with 5 GPMI Parameter word writes.

Definition at line 124 of file chipio.h.

The documentation for this struct was generated from the following file:

• src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.4 \_apbh\_dma\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

### 19.4.1 Detailed Description

Define the APBH DMA structure without GPMI transfers.

Definition at line 99 of file chipio.h.

The documentation for this struct was generated from the following file:

• src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.5 \_chipio\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### **Data Fields**

- uint8 t \* v data fs buf
- uint8\_t \* v\_data\_page\_buf

### 19.5.1 Detailed Description

Low level driver structure

Definition at line 294 of file chipio.h.

#### 19.5.2 Field Documentation

#### 19.5.2.1 uint8\_t\* \_chipio\_t::v\_data\_fs\_buf

This is intended for ECC engine. Buffer contains only data and fs meta

Definition at line 304 of file chipio.h.

#### 19.5.2.2 uint8\_t\* \_chipio\_t::v\_data\_page\_buf

This is intended for RAW writes. Buffer contains data, ecc and fs meta

Definition at line 306 of file chipio.h.

The documentation for this struct was generated from the following file:

• src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.6 \_dma\_blk\_erase\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.6.1 Detailed Description

DMA chain structure for device erase block.

Definition at line 136 of file chipio.h.

The documentation for this struct was generated from the following file:

• src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.7 \_dma\_programEcc\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.7.1 Detailed Description

DMA chain structure for NAND Program.

Definition at line 154 of file chipio.h.

The documentation for this struct was generated from the following file:

src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.8 \_dma\_programRaw\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.8.1 Detailed Description

DMA chain structure for NAND Program.

Definition at line 177 of file chipio.h.

The documentation for this struct was generated from the following file:

src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.9 \_dma\_read\_id\_device\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.9.1 Detailed Description

DMA chain structure for Read ID

Definition at line 278 of file chipio.h.

The documentation for this struct was generated from the following file:

• src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.10 \_dma\_readEcc\_device\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

## 19.10.1 Detailed Description

DMA chain structure for Raw Read Page

Definition at line 198 of file chipio.h.

The documentation for this struct was generated from the following file:

src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.11 dma readRaw device t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.11.1 Detailed Description

DMA chain structure for Raw Read Page

Definition at line 222 of file chipio.h.

The documentation for this struct was generated from the following file:

src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.12 \_dma\_reset\_device\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.12.1 Detailed Description

DMA chain structure for Reset Device

Definition at line 261 of file chipio.h.

The documentation for this struct was generated from the following file:

src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.13 \_imx\_dev Struct Reference

#include <src/hardware/i2c/imx/proto.h>

#### **Data Fields**

- unsigned reglen
- · uintptr\_t regbase
- unsigned physbase
- int intr
- int iid
- struct sigevent intrevent
- unsigned slave\_addr
- unsigned own\_addr
- · i2c addrfmt t slave addr fmt
- · unsigned restart
- · unsigned input\_clk
- unsigned speed
- unsigned i2c\_freq\_val

## 19.13.1 Detailed Description

I2C driver device structure.

Definition at line 52 of file proto.h.

#### 19.13.2 Field Documentation

#### 19.13.2.1 unsigned \_imx\_dev::i2c\_freq\_val

I2C IC register value

Definition at line 66 of file proto.h.

#### 19.13.2.2 int \_imx\_dev::iid

Interrupt event ID returned by InterruptAttachEvent()

Definition at line 58 of file proto.h.

#### 19.13.2.3 unsigned \_imx\_dev::input\_clk

I2C peripheral input clock frequency in Hz

Definition at line 64 of file proto.h.

#### 19.13.2.4 int \_imx\_dev::intr

I2C interrupt event number from reference manual

Definition at line 57 of file proto.h.

#### 19.13.2.5 struct sigevent \_imx\_dev::intrevent

sigevent structure which is delivered when I2C interrupt occurs

Definition at line 59 of file proto.h.

#### 19.13.2.6 unsigned \_imx\_dev::own\_addr

Own I2C address in slave mode

Definition at line 61 of file proto.h.

#### 19.13.2.7 unsigned \_imx\_dev::physbase

Base address of I2C peripheral registers

Definition at line 56 of file proto.h.

#### 19.13.2.8 uintptr\_t \_imx\_dev::regbase

Virtual address of I2C peripheral registers mapped by mmap\_device\_io()

Definition at line 55 of file proto.h.

#### 19.13.2.9 unsigned \_imx\_dev::reglen

Length of mapped memory area which contains I2C registers

Definition at line 54 of file proto.h.

#### 19.13.2.10 unsigned \_imx\_dev::restart

Determines if repeated Start condition is generated

Definition at line 63 of file proto.h.

#### 19.13.2.11 unsigned \_imx\_dev::slave\_addr

Slave device address

Definition at line 60 of file proto.h.

#### 19.13.2.12 i2c\_addrfmt\_t \_imx\_dev::slave\_addr\_fmt

Determines slave address format 7-bit or 10-bit

Definition at line 62 of file proto.h.

#### 19.13.2.13 unsigned \_imx\_dev::speed

I2C bus speed in Hz

Definition at line 65 of file proto.h.

The documentation for this struct was generated from the following file:

• src/hardware/i2c/imx/proto.h

# 19.14 \_imx\_ext Struct Reference

#include <src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h>

#### **Data Fields**

- int emmc
- int nocd
- int cd irq
- int cd\_iid
- unsigned cd\_pbase
- uintptr\_t cd\_base
- int cd\_pin
- unsigned wp\_pbase
- uintptr\_t wp\_base
- int wp\_pin
- int bw
- int vdd1 8
- int rs\_pbase
- int rs\_pin

## 19.14.1 Detailed Description

Structure describing board specific configuration

Definition at line 40 of file bs.h.

#### 19.14.2 Field Documentation

#### 19.14.2.1 int \_imx\_ext::bw

Data bus width

Definition at line 51 of file bs.h.

#### 19.14.2.2 uintptr\_t \_imx\_ext::cd\_base

CD I/O base address

Definition at line 46 of file bs.h.

#### 19.14.2.3 int \_imx\_ext::cd\_iid

CD GPIO interrupt id

Definition at line 44 of file bs.h.

#### 19.14.2.4 int \_imx\_ext::cd\_irq

CD GPIO IRQ

Definition at line 43 of file bs.h.

#### 19.14.2.5 unsigned \_imx\_ext::cd\_pbase

CD I/O base physical address

Definition at line 45 of file bs.h.

#### 19.14.2.6 int \_imx\_ext::cd\_pin

CD I/O bit number

Definition at line 47 of file bs.h.

#### 19.14.2.7 int \_imx\_ext::emmc

If non-0, implies "nocd" option as well

Definition at line 41 of file bs.h.

#### 19.14.2.8 int \_imx\_ext::nocd

If non-0, indicates CD is not supported

Definition at line 42 of file bs.h.

#### 19.14.2.9 int \_imx\_ext::rs\_pbase

Reset GPIO pin base address

Definition at line 53 of file bs.h.

#### 19.14.2.10 int \_imx\_ext::rs\_pin

Reset GPIO pin number

Definition at line 54 of file bs.h.

#### 19.14.2.11 int \_imx\_ext::vdd1\_8

1.8V support

Definition at line 52 of file bs.h.

#### 19.14.2.12 uintptr\_t \_imx\_ext::wp\_base

Mapped WP I/O base address

Definition at line 49 of file bs.h.

#### 19.14.2.13 unsigned \_imx\_ext::wp\_pbase

WP I/O base physical address

Definition at line 48 of file bs.h.

#### 19.14.2.14 int \_imx\_ext::wp\_pin

WP I/O bit number

Definition at line 50 of file bs.h.

The documentation for this struct was generated from the following file:

• src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h

# 19.15 \_imx\_qspi\_t Struct Reference

#include <src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.h>

## 19.15.1 Detailed Description

Low level driver handle

Definition at line 91 of file imx fc qspi.h.

The documentation for this struct was generated from the following file:

src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.h

# 19.16 \_imx\_sdhcx\_adma32\_t Struct Reference

#include <src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.h>

## 19.16.1 Detailed Description

32 bit ADMA descriptor definition

Definition at line 46 of file imx\_hc.h.

The documentation for this struct was generated from the following file:

src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.h

# 19.17 \_imx\_usdhcx\_hc Struct Reference

#include <src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.h>

#### **Data Fields**

• int sdma\_iid

#### 19.17.1 Detailed Description

Processor specific structure

Definition at line 61 of file imx\_hc.h.

#### 19.17.2 Field Documentation

#### 19.17.2.1 int \_imx\_usdhcx\_hc::sdma\_iid

SDMA interrupt id

Definition at line 73 of file imx\_hc.h.

The documentation for this struct was generated from the following file:

src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.h

# 19.18 \_NAND\_dma\_read\_status\_device\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/chipio.h>

#### 19.18.1 Detailed Description

DMA chain structure for Read Status.

Definition at line 244 of file chipio.h.

The documentation for this struct was generated from the following file:

• src/hardware/etfs/nand4096/imx-micron/chipio.h

# 19.19 \_spare\_t Struct Reference

#include <src/hardware/etfs/nand4096/imx-micron/devio.h>

#### **Data Fields**

- uint8\_t status
- uint8\_t status2
- uint16\_t nclusters
- uint8\_t align0 [4]
- uint32\_t sequence
- uint16\_t fid
- uint8\_t align1 [2]
- uint32\_t cluster
- uint8\_t align2 [4]
- uint32\_t erasesig [2]

### 19.19.1 Detailed Description

NAND spare area for BCH engine

Definition at line 57 of file devio.h.

#### 19.19.2 Field Documentation

#### 19.19.2.1 uint8\_t \_spare\_t::align0[4]

4 bytes align since we have 8 byte of meta-data in each sub-sector

Definition at line 63 of file devio.h.

## 19.19.2.2 uint8\_t \_spare\_t::align1[2]

2 bytes align since we have 8 byte of meta-data in each sub-sector

Definition at line 69 of file devio.h.

## 19.19.2.3 uint8\_t \_spare\_t::align2[4]

4 bytes align since we have 8 byte of meta-data in each sub-sector

Definition at line 74 of file devio.h.

## 19.19.2.4 uint32\_t \_spare\_t::cluster

Cluster number

Definition at line 73 of file devio.h.

## 19.19.2.5 uint32\_t \_spare\_t::erasesig[2]

The erase signature created by devio\_eraseblk

Definition at line 78 of file devio.h.

## 19.19.2.6 uint16\_t \_spare\_t::fid

File id

Definition at line 68 of file devio.h.

## 19.19.2.7 uint16\_t \_spare\_t::nclusters

Number of clusters

Definition at line 62 of file devio.h.

## 19.19.2.8 uint32\_t \_spare\_t::sequence

Sequence number

Definition at line 67 of file devio.h.

## 19.19.2.9 uint8\_t \_spare\_t::status

Factory marking for bad block (0xff == GOOD)

Definition at line 60 of file devio.h.

## 

For 16 bit wide parts

Definition at line 61 of file devio.h.

The documentation for this struct was generated from the following file:

src/hardware/etfs/nand4096/imx-micron/devio.h

# 19.20 imx\_card Struct Reference

#include <src/hardware/deva/ctrl/mx/imx\_sai\_dll.h>

#### **Data Fields**

- · ado mutex t lock
- ado\_pcm\_t \* pcm
- ado\_mixer\_t \* mixer
- imx\_stream\_t strm [2]
- dma\_functions\_t sdmafuncs
- imx\_sai\_data\_t sai
- char mixeropts [100+1]
- uint8\_t i2c\_dev
- uint32\_t sys\_clk

## 19.20.1 Detailed Description

IMX Card data structure.

Definition at line 134 of file imx\_sai\_dll.h.

## 19.20.2 Field Documentation

## 19.20.2.1 uint8\_t imx\_card::i2c\_dev

i2c device instance number.

Definition at line 145 of file imx\_sai\_dll.h.

## 19.20.2.2 ado\_mutex\_t imx\_card::lock

Mutex for hardware and common data lock.

Definition at line 135 of file imx\_sai\_dll.h.

## 19.20.2.3 ado\_mixer\_t\* imx\_card::mixer

Mixer data.

Definition at line 137 of file imx\_sai\_dll.h.

## 19.20.2.4 char imx\_card::mixeropts[100+1]

Mixer Specific Options.

Definition at line 143 of file imx\_sai\_dll.h.

## 19.20.2.5 ado\_pcm\_t\* imx\_card::pcm

PCM data.

Definition at line 136 of file imx\_sai\_dll.h.

## 19.20.2.6 imx\_sai\_data\_t imx\_card::sai

SAI peripheral data.

Definition at line 140 of file imx\_sai\_dll.h.

## 19.20.2.7 dma\_functions\_t imx\_card::sdmafuncs

DMA functions.

Definition at line 139 of file imx\_sai\_dll.h.

## 19.20.2.8 imx\_stream\_t imx\_card::strm[2]

Tx and Rx stream structure.

Definition at line 138 of file imx\_sai\_dll.h.

## 19.20.2.9 uint32\_t imx\_card::sys\_clk

System clock frequency in Hz.

Definition at line 146 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

• src/hardware/deva/ctrl/mx/imx\_sai\_dll.h

# 19.21 imx\_qspi\_lutx\_t Union Reference

#include <src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.h>

## 19.21.1 Detailed Description

LUT entry

Definition at line 35 of file imx\_fc\_qspi.h.

The documentation for this union was generated from the following file:

• src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.h

# 19.22 imx\_sai\_data Struct Reference

#include <src/hardware/deva/ctrl/mx/imx\_sai\_dll.h>

## **Data Fields**

- uint32\_t base
- imx\_sai\_t \* reg
- imx\_sai\_sync\_mode\_t xfer\_sync\_mode
- imx\_sai\_xfer\_config\_t cfg [2]

## 19.22.1 Detailed Description

IMX SAI data structure.

Definition at line 121 of file imx\_sai\_dll.h.

## 19.22.2 Field Documentation

## 19.22.2.1 uint32\_t imx\_sai\_data::base

SAI Peripheral base address.

Definition at line 122 of file imx\_sai\_dll.h.

## 19.22.2.2 imx\_sai\_xfer\_config\_t imx\_sai\_data::cfg[2]

SAI transfer config for Tx and Rx.

Definition at line 129 of file imx sai dll.h.

## 19.22.2.3 imx\_sai\_t\* imx\_sai\_data::reg

SAI Peripheral registers structure Tx:[0] Rx:[1].

Definition at line 123 of file imx\_sai\_dll.h.

#### 19.22.2.4 imx\_sai\_sync\_mode\_t imx\_sai\_data::xfer\_sync\_mode

SAI TX RX xfer synchronization.

Definition at line 128 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

src/hardware/deva/ctrl/mx/imx\_sai\_dll.h

# 19.23 imx\_sai\_xfer\_config Struct Reference

#include <src/hardware/deva/ctrl/mx/imx sai dll.h>

## **Data Fields**

- imx\_sai\_mode\_t mode
- imx\_sai\_protocol\_t protocol
- · int sample rate
- int sample\_rate\_min
- int sample\_rate\_max
- int sample\_size
- · int voices
- int nslots
- uint8 t clk pol
- uint8\_t sync\_pol
- · uint8\_t bit\_delay
- uint8\_t sync\_len
- uint8\_t msel

## 19.23.1 Detailed Description

IMX SAI transfer configuration structure.

Definition at line 104 of file imx\_sai\_dll.h.

## 19.23.2 Field Documentation

## 19.23.2.1 uint8\_t imx\_sai\_xfer\_config::bit\_delay

Bit clock delay 0,1. Allows early frame sync.

Definition at line 115 of file imx\_sai\_dll.h.

## 19.23.2.2 uint8\_t imx\_sai\_xfer\_config::clk\_pol

Bit clock polarity.

Definition at line 113 of file imx\_sai\_dll.h.

## 19.23.2.3 imx\_sai\_mode\_t imx\_sai\_xfer\_config::mode

SAI Master/Slave mode.

Definition at line 105 of file imx\_sai\_dll.h.

## 19.23.2.4 uint8\_t imx\_sai\_xfer\_config::msel

MCLK select. See chip specific information in RM.

Definition at line 117 of file imx\_sai\_dll.h.

## 19.23.2.5 int imx\_sai\_xfer\_config::nslots

Number of slots.

Definition at line 112 of file imx\_sai\_dll.h.

## 19.23.2.6 imx\_sai\_protocol\_t imx\_sai\_xfer\_config::protocol

SAI protocol.

Definition at line 106 of file imx\_sai\_dll.h.

## 19.23.2.7 int imx\_sai\_xfer\_config::sample\_rate

SAI sample rate in Hz.

Definition at line 107 of file imx\_sai\_dll.h.

## 19.23.2.8 int imx\_sai\_xfer\_config::sample\_rate\_max

Highest supported sample rate in Hz.

Definition at line 109 of file imx\_sai\_dll.h.

## 19.23.2.9 int imx\_sai\_xfer\_config::sample\_rate\_min

Lowest supported sample rate in Hz.

Definition at line 108 of file imx\_sai\_dll.h.

## 19.23.2.10 int imx\_sai\_xfer\_config::sample\_size

Sample size.

Definition at line 110 of file imx\_sai\_dll.h.

## 19.23.2.11 uint8\_t imx\_sai\_xfer\_config::sync\_len

Frame sync len.

Definition at line 116 of file imx\_sai\_dll.h.

## 19.23.2.12 uint8\_t imx\_sai\_xfer\_config::sync\_pol

Bit clock synchronization polarity.

Definition at line 114 of file imx\_sai\_dll.h.

## 19.23.2.13 int imx\_sai\_xfer\_config::voices

Number of voices.

Definition at line 111 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

• src/hardware/deva/ctrl/mx/imx\_sai\_dll.h

## 19.24 imx stream Struct Reference

#include <src/hardware/deva/ctrl/mx/imx\_sai\_dll.h>

## **Data Fields**

- imx\_stream\_pcm\_t pcm
- volatile imx\_stream\_status\_t status
- · imx stream dma t dma

## 19.24.1 Detailed Description

IMX stream data structure.

Definition at line 77 of file imx\_sai\_dll.h.

## 19.24.2 Field Documentation

#### 19.24.2.1 imx\_stream\_dma\_t imx\_stream::dma

DMA related data.

Definition at line 80 of file imx\_sai\_dll.h.

## 19.24.2.2 imx\_stream\_pcm\_t imx\_stream::pcm

ADO PCM stream data.

Definition at line 78 of file imx\_sai\_dll.h.

## 19.24.2.3 volatile imx\_stream\_status\_t imx\_stream::status

Stream status.

Definition at line 79 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

• src/hardware/deva/ctrl/mx/imx\_sai\_dll.h

# 19.25 imx\_stream\_dma Struct Reference

#include <src/hardware/deva/ctrl/mx/imx\_sai\_dll.h>

## **Data Fields**

- uint32\_t event\_num
- uint32\_t chnl\_type
- void \* chn
- dma\_addr\_t \* buf
- struct sigevent event
- void \* pulse

## 19.25.1 Detailed Description

IMX stream DMA data.

Definition at line 59 of file imx\_sai\_dll.h.

## 19.25.2 Field Documentation

## 19.25.2.1 dma\_addr\_t\* imx\_stream\_dma::buf

DMA buffer allocated by the driver.

Definition at line 63 of file imx\_sai\_dll.h.

## 19.25.2.2 void\* imx\_stream\_dma::chn

DMA channel for transfer.

Definition at line 62 of file imx\_sai\_dll.h.

## 19.25.2.3 uint32\_t imx\_stream\_dma::chnl\_type

DMA channel type.

Definition at line 61 of file imx\_sai\_dll.h.

## 19.25.2.4 struct sigevent imx\_stream\_dma::event

DMA event associated with SAI.

Definition at line 64 of file imx\_sai\_dll.h.

## 19.25.2.5 uint32\_t imx\_stream\_dma::event\_num

DMA peripheral request number.

Definition at line 60 of file imx\_sai\_dll.h.

## 19.25.2.6 void\* imx\_stream\_dma::pulse

DMA pulse handler for pulse receive.

Definition at line 65 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

• src/hardware/deva/ctrl/mx/imx\_sai\_dll.h

# 19.26 imx\_stream\_pcm Struct Reference

#include <src/hardware/deva/ctrl/mx/imx\_sai\_dll.h>

## **Data Fields**

- ado pcm subchn t \* subchn
- ado\_pcm\_cap\_t caps
- ado\_pcm\_hw\_t funcs
- ado\_pcm\_config\_t \* config

## 19.26.1 Detailed Description

PCM stream data structure.

Definition at line 69 of file imx\_sai\_dll.h.

## 19.26.2 Field Documentation

## 19.26.2.1 ado\_pcm\_cap\_t imx\_stream\_pcm::caps

Data structure of capabilities of a PCM device.

Definition at line 71 of file imx sai dll.h.

## 19.26.2.2 ado\_pcm\_config\_t\* imx\_stream\_pcm::config

Data structure that describes the configuration of a PCM subchannel.

Definition at line 73 of file imx\_sai\_dll.h.

#### 19.26.2.3 ado\_pcm\_hw\_t imx\_stream\_pcm::funcs

Data structure of callbacks for PCM devices.

Definition at line 72 of file imx\_sai\_dll.h.

#### 19.26.2.4 ado\_pcm\_subchn\_t\* imx\_stream\_pcm::subchn

Pointer to subchannel structure.

Definition at line 70 of file imx\_sai\_dll.h.

The documentation for this struct was generated from the following file:

• src/hardware/deva/ctrl/mx/imx\_sai\_dll.h

## 19.27 microcode info t Struct Reference

#include <src/lib/dma/sdma/sdma.h>

## **Data Fields**

- const uint16\_t \* p
- · uint32 t addr
- uint32\_t size

## 19.27.1 Detailed Description

Microcode info structure (SDMA image info).

Definition at line 225 of file sdma.h.

## 19.27.2 Field Documentation

## 19.27.2.1 uint32\_t microcode\_info\_t::addr

Address of the SDMA RAM image in the SDMA engine address space.

Definition at line 227 of file sdma.h.

## 19.27.2.2 const uint16\_t\* microcode\_info\_t::p

Address of the SDMA RAM image in the process address space.

Definition at line 226 of file sdma.h.

## 19.27.2.3 uint32\_t microcode\_info\_t::size

Size of SDMA RAM image.

Definition at line 228 of file sdma.h.

The documentation for this struct was generated from the following file:

src/lib/dma/sdma/sdma.h

# 19.28 my\_pulse\_struct Struct Reference

## 19.28.1 Detailed Description

Pulse structure.

Definition at line 37 of file pulse.c.

The documentation for this struct was generated from the following file:

• src/hardware/deva/ctrl/mx/pulse.c

# 19.29 sdma\_bd\_cmd\_and\_status\_s Struct Reference

#include <src/lib/dma/sdma/sdma.h>

## 19.29.1 Detailed Description

SDMA Buffer descriptor Command register bits definition \*

Definition at line 168 of file sdma.h.

## 19.29.2 Field Documentation

## 19.29.2.1 uint32\_t sdma\_bd\_cmd\_and\_status\_s::C

Wrap. Indicates if this buffer descriptor is the last one for the channel control block.

Definition at line 175 of file sdma.h.

## 19.29.2.2 uint32\_t sdma\_bd\_cmd\_and\_status\_s::COMMAND

Extended. When this bit is set, the extended buffer address of the buffer descriptor is used.

Definition at line 181 of file sdma.h.

## 19.29.2.3 uint32\_t sdma\_bd\_cmd\_and\_status\_s::D

Count. Indicates the size of the data to be transmitted, the size of the data buffer pointed to by the buffer descriptor.

Definition at line 173 of file sdma.h.

#### 19.29.2.4 uint32\_t sdma\_bd\_cmd\_and\_status\_s::E

Reserved

Definition at line 180 of file sdma.h.

## 19.29.2.5 uint32\_t sdma\_bd\_cmd\_and\_status\_s::I

Continuous. This buffer is allowed to receive multiple transmit buffers or is allowed to transmit to multiple receive buffers.

Definition at line 176 of file sdma.h.

## 19.29.2.6 uint32\_t sdma\_bd\_cmd\_and\_status\_s::L

Error. Indicates an error occurred on the channel's buffer descriptor requested command.

Definition at line 178 of file sdma.h.

#### 19.29.2.7 uint32\_t sdma\_bd\_cmd\_and\_status\_s::R

Interrupt. When SDMA has finished to process data transfer attached to this buffer descriptor, send an interrupt to the ARM platform.

Definition at line 177 of file sdma.h.

## 19.29.2.8 uint32\_t sdma\_bd\_cmd\_and\_status\_s::Reserved\_22

Last Buffer Descriptor.

Definition at line 179 of file sdma.h.

## 19.29.2.9 uint32\_t sdma\_bd\_cmd\_and\_status\_s::W

Done. Indicates the "ownership" of the buffer descriptor. When D=0 the ARM owns the buffer descriptor; when D=1 SDMA owns the buffer descriptor.

Definition at line 174 of file sdma.h.

The documentation for this struct was generated from the following file:

• src/lib/dma/sdma/sdma.h

## 19.30 sdma\_bd\_t Struct Reference

#include <src/lib/dma/sdma/sdma.h>

## **Data Fields**

- · uint32\_t buf\_paddr
- uint32\_t ext\_buf\_paddr

## 19.30.1 Detailed Description

**Buffer Descriptor Structure** 

Definition at line 189 of file sdma.h.

## 19.30.2 Field Documentation

#### 19.30.2.1 uint32\_t sdma\_bd\_t::buf\_paddr

Command and status register.

Definition at line 191 of file sdma.h.

## 19.30.2.2 uint32\_t sdma\_bd\_t::ext\_buf\_paddr

Buffer physical address.

Definition at line 192 of file sdma.h.

The documentation for this struct was generated from the following file:

• src/lib/dma/sdma/sdma.h

## 19.31 sdma ccb t Struct Reference

#include <src/lib/dma/sdma/sdma.h>

## 19.31.1 Detailed Description

Channel Control Block Structure.

Definition at line 203 of file sdma.h.

The documentation for this struct was generated from the following file:

• src/lib/dma/sdma/sdma.h

# 19.32 sdma\_ch\_ctx\_t Struct Reference

#include <src/lib/dma/sdma/sdma.h>

#### **Data Fields**

- uint32\_t pc
- uint32\_t spc
- uint32\_t g\_reg [8]
- uint32\_t dma\_xfer\_regs [14]
- uint32\_t scratch [8]

## 19.32.1 Detailed Description

SDMA Channel context structure. It contains SDMA internal registers (General registers, pc, epc, rpc, DF, SF, T, MSA, MDA, ...).

Definition at line 214 of file sdma.h.

## 19.32.2 Field Documentation

## 19.32.2.1 uint32\_t sdma\_ch\_ctx\_t::dma\_xfer\_regs[14]

Functional units state registers

Definition at line 218 of file sdma.h.

## 19.32.2.2 uint32\_t sdma\_ch\_ctx\_t::g\_reg[8]

General purpose registers

Definition at line 217 of file sdma.h.

## 19.32.2.3 uint32\_t sdma\_ch\_ctx\_t::pc

Bits description: 31:SF, 29-16:RPC, 15:T, 13-0:PC

Definition at line 215 of file sdma.h.

## 19.32.2.4 uint32\_t sdma\_ch\_ctx\_t::scratch[8]

Scratch RAM

Definition at line 219 of file sdma.h.

## 19.32.2.5 uint32\_t sdma\_ch\_ctx\_t::spc

Bits description: 31-30:LM, 29-16:EPC, 15:DF, 13-0:SPC

Definition at line 216 of file sdma.h.

The documentation for this struct was generated from the following file:

• src/lib/dma/sdma/sdma.h

# 19.33 sdma\_scriptinfo\_t Struct Reference

#include <src/lib/dma/sdma/sdma.h>

## **Data Fields**

- uint32\_t script\_addr\_arr [255]
- microcode\_info\_t ram\_microcode\_info

## 19.33.1 Detailed Description

SDMA scripts info structure

Definition at line 234 of file sdma.h.

## 19.33.2 Field Documentation

## 19.33.2.1 microcode\_info\_t sdma\_scriptinfo\_t::ram\_microcode\_info

SDMA RAM image info

Definition at line 236 of file sdma.h.

## 19.33.2.2 uint32\_t sdma\_scriptinfo\_t::script\_addr\_arr[255]

SDMA scripts address array

Definition at line 235 of file sdma.h.

The documentation for this struct was generated from the following file:

src/lib/dma/sdma/sdma.h

## 19.34 sdma shmem t Struct Reference

#include <src/lib/dma/sdma/sdma.h>

## **Data Fields**

- off64\_t paddr64
- sdma\_ccb\_t ccb\_arr [32]

## 19.34.1 Detailed Description

SDAM library shared data structure.

Definition at line 242 of file sdma.h.

#### 19.34.2 Field Documentation

## 19.34.2.1 sdma\_ccb\_t sdma\_shmem\_t::ccb\_arr[32]

Channel control block(CCB) array.

Definition at line 248 of file sdma.h.

## 19.34.2.2 off64\_t sdma\_shmem\_t::paddr64

Physical address of CCB array (ccb\_arr).

Definition at line 247 of file sdma.h.

The documentation for this struct was generated from the following file:

• src/lib/dma/sdma/sdma.h

# 19.35 wm8960\_context Struct Reference

#include <src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\_wm8960/wm8960.h>

## **Data Fields**

- · char i2c num
- int i2c fd
- uint32\_t mclk
- uint32\_t sample\_rate
- uint8\_t sample\_size
- uint8\_t use\_dac\_lrck
- uint16\_t dac\_mute
- uint16\_t adc\_mute
- uint16\_t hp\_mute
- uint16\_t spk\_mute
- uint8\_t spk\_volume [2]uint8\_t hp\_volume [2]
- uint8\_t dac\_volume [2]
- uint8\_t adc\_volume [2]
- uint16\_t regs [56]

## 19.35.1 Detailed Description

WM8960 mixer context structure

Definition at line 291 of file wm8960.h.

## 19.35.2 Field Documentation

## 19.35.2.1 uint16\_t wm8960\_context::adc\_mute

ADC mute state

Definition at line 301 of file wm8960.h.

## 19.35.2.2 uint8\_t wm8960\_context::adc\_volume[2]

ADC volume

Definition at line 308 of file wm8960.h.

## 19.35.2.3 uint16\_t wm8960\_context::dac\_mute

DAC mute state

Definition at line 300 of file wm8960.h.

## 19.35.2.4 uint8\_t wm8960\_context::dac\_volume[2]

DAC volume

Definition at line 307 of file wm8960.h.

## 19.35.2.5 uint16\_t wm8960\_context::hp\_mute

Headphone mute state

Definition at line 302 of file wm8960.h.

## 19.35.2.6 uint8\_t wm8960\_context::hp\_volume[2]

Headphone volume

Definition at line 306 of file wm8960.h.

## 19.35.2.7 int wm8960\_context::i2c\_fd

I2C device handle

Definition at line 294 of file wm8960.h.

## 19.35.2.8 char wm8960\_context::i2c\_num

I2C bus number

Definition at line 293 of file wm8960.h.

## 19.35.2.9 uint32\_t wm8960\_context::mclk

External SYS\_MCLK frequency

Definition at line 295 of file wm8960.h.

## 19.35.2.10 uint16\_t wm8960\_context::regs[56]

Stores WM8960 register states

Definition at line 310 of file wm8960.h.

## 

Sample rate

Definition at line 296 of file wm8960.h.

## 19.35.2.12 uint8\_t wm8960\_context::sample\_size

Sample size

Definition at line 297 of file wm8960.h.

## 19.35.2.13 uint16\_t wm8960\_context::spk\_mute

Speaker mute state a

Definition at line 303 of file wm8960.h.

## 19.35.2.14 uint8\_t wm8960\_context::spk\_volume[2]

Speaker volume

Definition at line 305 of file wm8960.h.

## 19.35.2.15 uint8\_t wm8960\_context::use\_dac\_lrck

Set to 1 when ADC uses DAC LRCK pin

Definition at line 298 of file wm8960.h.

The documentation for this struct was generated from the following file:

• src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\_wm8960/wm8960.h

# **Chapter 20**

# **File Documentation**

## 20.1 src/hardware/can/imx/canimx.c File Reference

```
#include <stdlib.h>
#include <stdio.h>
#include <stdint.h>
#include <errno.h>
#include <malloc.h>
#include <string.h>
#include <devctl.h>
#include <atomic.h>
#include <unistd.h>
#include <gulliver.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include "canimx.h"
#include "proto.h"
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
```

## **Functions**

- void can\_tx (CANDEV\_FLEXCAN \*cdev, canmsg\_t \*txmsg)
- void can\_debug (CANDEV\_FLEXCAN \*dev)
- void can\_print\_mailbox (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void can\_print\_reg (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void set port32 (unsigned port, uint32 t mask, uint32 t data)
- const struct sigevent \* can\_intr (void \*area, int id)
- void can\_drvr\_transmit (CANDEV \*cdev)
- int can\_drvr\_devctl (CANDEV \*cdev, int dcmd, DCMD\_DATA \*data)
- void can\_init\_intr (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit, uint32\_
   t mdriver\_intr)
- void can\_init\_hw (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)

## 20.2 src/hardware/can/imx/canimx.h File Reference

#include <hw/imx\_can.h>

## **Functions**

- void can\_drvr\_transmit (CANDEV \*cdev)
- int can\_drvr\_devctl (CANDEV \*cdev, int dcmd, DCMD\_DATA \*data)
- void can\_init\_hw (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)
- void can\_init\_intr (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit, uint32\_←
   t mdriver intr)
- void can\_print\_reg (CANDEV\_FLEXCAN\_INFO \*devinfo)
- void can print mailbox (CANDEV FLEXCAN INFO \*devinfo)
- void set port32 (unsigned port, uint32 t mask, uint32 t data)

## 20.3 src/hardware/can/imx/driver.c File Reference

```
#include <stdlib.h>
#include <stdio.h>
#include <errno.h>
#include <malloc.h>
#include <string.h>
#include <sys/mman.h>
#include <unistd.h>
#include <hw/inout.h>
#include <sys/syspage.h>
#include <inttypes.h>
#include <drvr/hwinfo.h>
#include "canimx.h"
#include "proto.h"
```

#### **Functions**

- void device init (int argc, char \*argv[])
- void create\_device (CANDEV\_FLEXCAN\_INIT \*devinit)
- int main (int argc, char \*argv[])

## 20.4 src/hardware/can/imx/mdriver.c File Reference

```
#include <stdlib.h>
#include <stdio.h>
#include <errno.h>
#include <malloc.h>
#include <string.h>
#include <sys/mman.h>
#include <unistd.h>
#include <hw/inout.h>
#include <sys/syspage.h>
#include "canimx.h"
```

#### **Functions**

- void mdriver print data (CANDEV FLEXCAN INFO \*devinfo)
- int mdriver\_init (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)
- int mdriver\_find\_mbxid (CANDEV\_FLEXCAN\_INFO \*devinfo, uint32\_t canmid)
- void mdriver init data (CANDEV FLEXCAN INFO \*devinfo, CANDEV FLEXCAN INIT \*devinit)

# 20.5 src/hardware/can/public/hw/imx\_can.h File Reference

```
#include <hw/libcan.h>
#include <hw/mini_driver.h>
#include <arm/imx/imx_flexcan.h>
```

# 20.6 src/hardware/deva/ctrl/mx/imx sai dll.c File Reference

```
#include <stdio.h>
#include <pthread.h>
#include <stdlib.h>
#include <unistd.h>
#include <stdint.h>
#include <string.h>
#include <time.h>
#include <svs/mman.h>
#include <hw/inout.h>
#include <sys/asoundlib.h>
#include <devctl.h>
#include <errno.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include "imx_sai_dll.h"
```

#### **Functions**

- int imx\_sai\_set\_clock\_rate (struct imx\_card \*imx, int rate, imx\_txrx\_index\_t idx)
- int32\_t imx\_capabilities (struct imx\_card \*imx, ado\_pcm\_t \*pcm, snd\_pcm\_channel\_info\_t \*info)
- int32\_t imx\_playback\_aquire (struct imx\_card \*imx, struct imx\_stream \*\*pc, ado\_pcm\_config\_t \*config, ado\_pcm\_subchn\_t \*subchn, uint32\_t \*why\_failed)
- int32\_t imx\_playback\_release (struct imx\_card \*imx, struct imx\_stream \*pc, ado\_pcm\_config\_t \*config)
- int32\_t imx\_capture\_aquire (struct imx\_card \*imx, struct imx\_stream \*\*pc, ado\_pcm\_config\_t \*config, ado
   \_pcm\_subchn\_t \*subchn, uint32\_t \*why\_failed)
- int32\_t imx\_capture\_release (struct imx\_card \*imx, struct imx\_stream \*pc, ado\_pcm\_config\_t \*config)
- int32\_t imx\_prepare (struct imx\_card \*imx, struct imx\_stream \*pc, ado\_pcm\_config\_t \*config)
- int32\_t imx\_playback\_trigger (struct imx\_card \*imx, struct imx\_stream \*pc, uint32\_t cmd)
- int32\_t imx\_capture\_trigger (struct imx\_card \*imx, struct imx\_stream \*pc, uint32\_t cmd)
- void imx\_play\_pulse\_hdlr (struct imx\_card \*imx, struct sigevent \*event)
- void imx\_cap\_pulse\_hdlr (struct imx\_card \*imx, struct sigevent \*event)
- int imx sai init (struct imx card \*imx)
- void ctrl\_version (int \*major, int \*minor, char \*date)
- void imx sai config default protocol flags (struct imx card \*imx)
- int imx parse commandline (struct imx card \*imx, char \*args)
- int ctrl\_init (struct imx\_card \*\*hw\_context, ado\_card\_t \*card, char \*args)
- int ctrl\_destroy (struct imx\_card \*imx)

## 20.6.1 Detailed Description

i.MX SAI audio driver source file.

# 20.7 src/hardware/deva/ctrl/mx/imx\_sai\_dll.h File Reference

```
#include <audio_driver.h>
#include <hw/dma.h>
#include <string.h>
#include <proto.h>
#include <sys/hwinfo.h>
#include <drvr/hwinfo.h>
#include "variant.h"
#include <arm/imx/imx_sai.h>
```

## **Data Structures**

- struct imx\_stream\_dma
- struct imx\_stream\_pcm
- struct imx\_stream
- struct imx\_sai\_xfer\_config
- struct imx\_sai\_data
- struct imx\_card

## **Typedefs**

- typedef enum imx\_stream\_status imx\_stream\_status\_t
- typedef struct imx\_stream\_dma imx\_stream\_dma\_t
- typedef struct imx\_stream\_pcm imx\_stream\_pcm\_t
- typedef enum imx\_sai\_mode imx\_sai\_mode\_t
- typedef enum imx\_sai\_protocol imx\_sai\_protocol\_t
- typedef enum imx\_sai\_sync\_mode imx\_sai\_sync\_mode\_t
- typedef struct imx\_sai\_xfer\_config imx\_sai\_xfer\_config\_t
- typedef struct imx\_sai\_data imx\_sai\_data\_t

#### **Enumerations**

## 20.7.1 Detailed Description

i.MX SAI audio driver header file.

# 20.8 src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\_wm8960/variant.h File Reference

## **Functions**

```
    int codec_set_rate (HW_CONTEXT_T *mx)
    int codec_mixer (ado_card_t *card, HW_CONTEXT_T *mx)
```

## 20.8.1 Detailed Description

Driver configuration header file.

# 20.9 src/hardware/flash/boards/qspi-imx/arm/le.v7/variant.h File Reference

```
#include <assert.h>
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <errno.h>
#include <pthread.h>
#include <unistd.h>
#include <string.h>
#include <sys/mman.h>
#include <sys/neutrino.h>
#include <hw/inout.h>
#include <hw/spi-master.h>
#include <arm/imx/imx_qspi.h>
```

#### **Macros**

```
#define CLOCK_RATE 240000000

Peripheral input clock - see startup for details.
#define SIO3_MUX_PHYS_ADDR 0x30330040

SW_MUX_CTL_PAD_EPDC_DATA03.
#define SIO3_PAD_PHYS_ADDR 0x303302B0

SW_PAD_CTL_PAD_EPDC_DATA03.
#define PAGE_SIZE 256

Page size in Bytes.
#define SECTOR_SIZE 256

Number of pages in one sector.
#define TOTAL_SIZE 1024

Number of sectors.
#define DIE NUMBER 1
```

Number of die in connected memory/memories.

```
    #define ADDR_MODE_4BYTE 32
        32 bit address
    #define SCLK_FREQ (CLOCK_RATE / 4)
        Peripheral input clock / QSPI in-build divider.
    #define DEVICE_ID 0x20
        Memory type.
    #define MAN_ID 0xC2
        Manufacturer identification.
    #define PWR2_SIZE_UNIT 16
        64kB erase sector size (fs unit size)
```

# 20.10 src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\_wm8960/wm8960 File Reference

```
#include <audio_driver.h>
#include <string.h>
#include <hw/i2c.h>
#include <stdint.h>
#include "imx_sai_dll.h"
#include "wm8960.h"
```

## **Functions**

```
    int codec_set_rate (HW_CONTEXT_T *mx)
    int codec_mixer (ado_card_t *card, HW_CONTEXT_T *mx)
```

## 20.10.1 Detailed Description

WM8960 driver source file.

# 20.11 src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai\_wm8960/wm8960 File Reference

```
#include "variant.h"
```

## **Data Structures**

struct wm8960\_context

#### **Macros**

- #define WM8960 AVDD 3300
- #define WM8960\_ANALOG\_BIAS\_THRESH 3000
- #define WM8960\_SLAVE\_ADDR (0x34 >> 1)

## **Typedefs**

typedef struct wm8960\_context wm8960\_context\_t

## **Functions**

- int codec\_set\_rate (HW\_CONTEXT\_T \*mx)
- int codec\_mixer (ado\_card\_t \*card, HW\_CONTEXT\_T \*mx)

## 20.11.1 Detailed Description

WM8960 driver header file.

## 20.12 src/hardware/deva/ctrl/mx/proto.h File Reference

## **Functions**

int my\_detach\_pulse (void \*\*x)

## 20.12.1 Detailed Description

i.MX SAI audio driver header file.

# 20.13 src/hardware/i2c/imx/proto.h File Reference

```
#include <assert.h>
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <errno.h>
#include <unistd.h>
#include <sys/neutrino.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include <hw/i2c.h>
#include <sys/hwinfo.h>
#include <drvr/hwinfo.h>
#include <sys/slog.h>
#include <sys/slogcodes.h>
#include <arm/imx/imx_i2c.h>
```

#### **Data Structures**

· struct \_imx\_dev

## **Typedefs**

typedef struct \_imx\_dev imx\_dev\_t

## **Functions**

- void \* imx\_init (int argc, char \*argv[])
- void imx fini (void \*hdl)
- int imx options (imx dev t \*dev, int argc, char \*argv[])
- int imx\_wait\_bus\_not\_busy (imx\_dev\_t \*dev)
- int imx\_set\_slave\_addr (void \*hdl, unsigned int addr, i2c\_addrfmt\_t fmt)
- int imx\_set\_bus\_speed (void \*hdl, unsigned int speed, unsigned int \*ospeed)
- int imx version info (i2c libversion t \*version)
- int imx\_driver\_info (void \*hdl, i2c\_driver\_info\_t \*info)
- i2c\_status\_t imx\_recv (void \*hdl, void \*buf, unsigned int len, unsigned int stop)
- i2c status t imx send (void \*hdl, void \*buf, unsigned int len, unsigned int stop)
- uint32\_t imx\_wait\_status (imx\_dev\_t \*dev)
- i2c\_status\_t imx\_sendaddr7 (imx\_dev\_t \*dev, unsigned addr, int read, int restart)
- i2c\_status\_t imx\_sendaddr10 (imx\_dev\_t \*dev, unsigned addr, int read, int restart)
- i2c\_status\_t imx\_sendbyte (imx\_dev\_t \*dev, uint8\_t byte)
- i2c\_status\_t imx\_recvbyte (imx\_dev\_t \*dev, uint8\_t \*byte, int nack, int stop)
- void imx\_i2c\_reset (imx\_dev\_t \*dev)

## 20.13.1 Detailed Description

i.MX I2C driver header file.

# 20.14 src/hardware/can/imx/proto.h File Reference

```
#include "canimx.h"
```

## **Functions**

- int mdriver\_init (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)
- void mdriver\_init\_data (CANDEV\_FLEXCAN\_INFO \*devinfo, CANDEV\_FLEXCAN\_INIT \*devinit)

# 20.15 src/hardware/devc/serial/imx/proto.h File Reference

## **Functions**

- void ser\_stty (DEV\_MX1 \*dev)
- unsigned options (int argc, char \*argv[])

# 20.16 src/hardware/deva/ctrl/mx/pulse.c File Reference

```
#include "imx_sai_dll.h"
```

## **Data Structures**

· struct my pulse struct

#### **Functions**

- int my\_attach\_pulse (void \*\*x, struct sigevent \*event, void(\*handler)(struct imx\_card \*hw\_context, struct sigevent \*event), struct imx\_card \*hw\_context)
- int my\_detach\_pulse (void \*\*x)

## 20.16.1 Detailed Description

i.MX SAI audio driver source file.

# 20.17 src/hardware/devc/serial/imx/pulse.c File Reference

```
#include "externs.h"
```

#### **Data Structures**

• struct my\_pulse\_struct

#### **Functions**

- int my\_attach\_pulse (void \*\*x, struct sigevent \*event, void(\*handler)(DEV\_MX1 \*dev, struct sigevent \*event), DEV\_MX1 \*dev)
- int my\_detach\_pulse (void \*\*x)

# 20.18 src/hardware/devb/sdmmc/arm/imx.le.v7/bs.c File Reference

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <errno.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include <unistd.h>
#include <arm/imx/imx_gpio.h>
#include <arm/imx/imx_usdhc.h>
#include <imx_hc.h>
#include <bs.h>
```

## **Functions**

- int my\_getsubopt (char \*\*optionp, char \*const \*tokens, char \*\*valuep)
- int bs\_event (sdio\_hc\_t \*hc, sdio\_event\_t \*ev)

## 20.18.1 Detailed Description

Board specific interface

# 20.19 src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h File Reference

```
#include <sys/utsname.h>
```

## **Data Structures**

• struct imx ext

# **Typedefs**

• typedef struct \_imx\_ext imx\_ext\_t

## 20.19.1 Detailed Description

Board specific interface

# 20.20 src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.c File Reference

```
#include <errno.h>
#include <string.h>
#include <stdlib.h>
#include <unistd.h>
#include <hw/inout.h>
#include <sys/mman.h>
#include <internal.h>
#include <sys/syspage.h>
#include <inttypes.h>
#include <arm/imx/imx_usdhc.h>
#include <imx_hc.h>
```

## **Functions**

- int imx\_sdhcx\_dinit (sdio\_hc\_t \*hc)
- int imx\_sdhcx\_init (sdio\_hc\_t \*hc)

## 20.20.1 Detailed Description

Host controller interface

# 20.21 src/hardware/devb/sdmmc/sdiodi/hc/imx\_hc.h File Reference

#include <internal.h>

## **Data Structures**

- struct \_imx\_sdhcx\_adma32\_t
- struct \_imx\_usdhcx\_hc

## **Typedefs**

- typedef struct \_imx\_sdhcx\_adma32\_t imx\_sdhcx\_adma32\_t
- typedef struct \_imx\_usdhcx\_hc imx\_sdhcx\_hc\_t

## **Functions**

- int imx\_sdhcx\_init (sdio\_hc\_t \*hc)
- int imx\_sdhcx\_dinit (sdio\_hc\_t \*hc)

# 20.21.1 Detailed Description

Host controller interface

## 20.22 src/hardware/devc/serial/imx/externs.c File Reference

#include "externs.h"

## 20.23 src/hardware/devc/serial/imx/externs.h File Reference

```
#include <stdio.h>
#include <errno.h>
#include <signal.h>
#include <malloc.h>
#include <string.h>
#include <fcntl.h>
#include <unistd.h>
#include <stdlib.h>
#include <sys/neutrino.h>
#include <termios.h>
#include <devctl.h>
#include <sys/dcmd_chr.h>
#include <sys/iomsg.h>
#include <atomic.h>
#include <hw/inout.h>
#include <arm/imx/imx_uart.h>
#include <sys/io-char.h>
#include <sys/hwinfo.h>
#include <drvr/hwinfo.h>
#include <pthread.h>
#include <sys/rsrcdbmgr.h>
#include <sys/dispatch.h>
#include <sys/slog.h>
#include <sys/slogcodes.h>
#include "proto.h"
```

## 20.24 src/hardware/devc/serial/imx/intr.c File Reference

```
#include "externs.h"
```

## 20.25 src/hardware/devc/serial/imx/tedit.c File Reference

```
#include "externs.h"
```

## **Functions**

• int edit (TTYDEV \*dev, unsigned c)

## 20.26 src/hardware/devc/serial/imx/tto.c File Reference

```
#include "externs.h"
```

#### **Functions**

- int tto (TTYDEV \*ttydev, int action, int arg1)
- void ser\_stty (DEV\_MX1 \*dev)
- int drain\_check (TTYDEV \*ttydev, uintptr\_t \*count)

# 20.27 src/hardware/devnp/imx/bsd media.c File Reference

```
#include <fec_imx.h>
#include <device_qnx.h>
```

## **Functions**

- void bsd\_mii\_mediastatus (struct ifnet \*ifp, struct ifmediareq \*ifmr)
- int bsd\_mii\_mediachange (struct ifnet \*ifp)
- void bsd\_mii\_initmedia (imx\_fec\_dev\_t \*imx\_fec)

# 20.28 src/hardware/devnp/imx/detect.c File Reference

```
#include "fec_imx.h"
#include <device_qnx.h>
```

#### **Functions**

- void dump\_mbuf (struct mbuf \*m, uint32\_t length)
- void \* imx\_rx\_thread (void \*arg)
- void imx\_rx\_thread\_quiesce (void \*arg, int die)
- void DumpMAC (imx\_fec\_dev\_t \*imx\_fec)
- void DumpPhy (imx\_fec\_dev\_t \*imx\_fec)
- void imx\_speeduplex (imx\_fec\_dev\_t \*imx\_fec)
- int imx\_detect (void \*dll\_hdl, struct \_iopkt\_self \*iopkt, char \*options)

# 20.29 src/hardware/devnp/imx/devctl.c File Reference

```
#include "fec_imx.h"
#include <net/ifdrvcom.h>
#include <sys/sockio.h>
#include <avb.h>
```

## **Functions**

• int imx\_ioctl (struct ifnet \*ifp, unsigned long cmd, caddr\_t data)

# 20.30 src/hardware/devnp/imx/event.c File Reference

```
#include "fec_imx.h"
```

## **Functions**

- int imx\_process\_queue (void \*arg, struct nw\_work\_thread \*wtp)
- int imx\_enable\_queue (void \*arg)
- const struct sigevent \* imx\_isr (void \*arg, int iid)
- int imx\_enable\_interrupt (void \*arg)
- int imx\_process\_interrupt (void \*arg, struct nw\_work\_thread \*wtp)

# 20.31 src/hardware/devnp/imx/fec\_imx.c File Reference

```
#include "fec_imx.h"
```

# 20.32 src/hardware/devnp/imx/fec\_imx.h File Reference

#include <io-pkt/iopkt\_driver.h>

```
#include <errno.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <unistd.h>
#include <sys/syslog.h>
#include <sys/slogcodes.h>
#include <sys/cache.h>
#include <sys/param.h>
#include <sys/syspage.h>
#include <sys/malloc.h>
#include <sys/mman.h>
#include <sys/io-pkt.h>
#include <sys/callout.h>
#include <sys/mbuf.h>
#include <sys/ioctl.h>
#include <sys/neutrino.h>
#include <sys/netmgr.h>
#include <netdrvr/mdi.h>
#include <netdrvr/eth.h>
#include <netdrvr/nicsupport.h>
#include <netdrvr/common.h>
#include <netdrvr/ptp.h>
#include <hw/nicinfo.h>
#include <net/if.h>
#include <net/if_dl.h>
#include <net/if_ether.h>
#include <net/if_types.h>
#include <quiesce.h>
#include <siglock.h>
#include <nw_thread.h>
#include <sys/device.h>
#include <net/if_media.h>
#include <dev/mii/miivar.h>
#include <sys/hwinfo.h>
#include <drvr/hwinfo.h>
```

## **Functions**

```
    const struct sigevent * imx isr (void *arg, int iid)
```

- int imx enable interrupt (void \*arg)
- int imx\_process\_interrupt (void \*arg, struct nw\_work\_thread \*wtp)
- int imx\_enable\_queue (void \*arg)
- int imx\_process\_queue (void \*arg, struct nw\_work\_thread \*wtp)
- void imx\_set\_multicast (imx\_fec\_dev\_t \*)
- void dump mbuf (struct mbuf \*m, uint32 t length)
- int imx\_detect (void \*dll\_hdl, struct \_iopkt\_self \*iopkt, char \*options)
- void imx\_speeduplex (imx\_fec\_dev\_t \*imx\_fec)
- int imx\_ioctl (struct ifnet \*ifp, unsigned long cmd, caddr\_t data)
- void imx\_start (struct ifnet \*)
- void imx\_transmit\_complete (imx\_fec\_dev\_t \*, uint8\_t)
- int imx\_set\_tx\_bw (imx\_fec\_dev\_t \*imx\_fec, struct ifdrv \*ifd)
- int imx\_output (struct ifnet \*, struct mbuf \*, struct sockaddr \*, struct rtentry \*)
- int imx\_receive (imx\_fec\_dev\_t \*, struct nw\_work\_thread \*, uint8\_t)
- void imx\_MDI\_MonitorPhy (void \*)

```
void imx_init_phy (imx_fec_dev_t *)
int imx_get_phy_addr (imx_fec_dev_t *)
int imx_setup_phy (imx_fec_dev_t *imx_fec)

    void imx sabreauto rework (imx fec dev t *imx fec)

    uint16 t imx mii read (void *handle, uint8 t phy add, uint8 t reg add)

• void imx_mii_write (void *handle, uint8_t phy_add, uint8_t reg_add, uint16_t data)

    void imx_mii_callback (void *handle, uchar_t phy, uchar_t newstate)

    void imx bcm54220 phy init (imx fec dev t *imx fec)

    void imx update stats (imx fec dev t *)

    void imx_clear_stats (imx_fec_dev_t *)

    void bsd mii initmedia (imx fec dev t *imx fec)

int imx_ptp_start (imx_fec_dev_t *)
void imx_ptp_stop (imx_fec_dev_t *)

    int imx ptp is eventmsg (struct mbuf *, ptpv2hdr t **)

    void imx ptp add rx timestamp (imx fec dev t*, ptpv2hdr t*, mpc bd t*)

void imx_ptp_add_tx_timestamp (imx_fec_dev_t *, ptpv2hdr_t *, mpc_bd_t *)
• int imx_ptp_get_rx_timestamp (imx_fec_dev_t *, ptp_extts_t *)
• int imx ptp get tx timestamp (imx fec dev t *, ptp extts t *)

    int imx ptp ioctl (imx fec dev t *, struct ifdrv *)

void imx_ptp_get_cnt (imx_fec_dev_t *, ptp_time_t *)
void imx_ptp_set_cnt (imx_fec_dev_t *, ptp_time_t)

    void imx ptp set compensation (imx fec dev t *, ptp comp t)
```

# 20.33 src/hardware/devnp/imx/mii.c File Reference

```
#include "fec_imx.h"
```

#### **Functions**

```
void DumpMAC (imx_fec_dev_t *imx_fec)
void DumpPhy (imx_fec_dev_t *imx_fec)
uint16_t imx_mii_read (void *handle, uint8_t phy_add, uint8_t reg_add)
void imx_mii_write (void *handle, uint8_t phy_add, uint8_t reg_add, uint16_t data)
void imx_mii_callback (void *handle, uchar_t phy, uchar_t newstate)
void imx_MDI_MonitorPhy (void *)
int imx_get_phy_addr (imx_fec_dev_t *)
int imx_setup_phy (imx_fec_dev_t *imx_fec)
void imx_init_phy (imx_fec_dev_t *imx_fec)
void imx_bcm54220_phy_init (imx_fec_dev_t *imx_fec)
void imx_sabreauto_rework (imx_fec_dev_t *imx_fec)
```

# 20.34 src/hardware/devnp/imx/multicast.c File Reference

```
#include "fec_imx.h"
```

#### **Functions**

void imx\_set\_multicast (imx\_fec\_dev\_t \*)

## 20.35 src/hardware/devnp/imx/ptp.c File Reference

```
#include "fec_imx.h"
#include <netinet/ip.h>
#include <netinet/udp.h>
#include <netinet/in.h>
#include <sys/proc.h>
```

#### **Functions**

```
void imx_ptp_cal (imx_fec_dev_t *imx_fec)
int imx_ptp_start (imx_fec_dev_t *)
void imx_ptp_stop (imx_fec_dev_t *)
int imx_ptp_is_eventmsg (struct mbuf *, ptpv2hdr_t **)
void imx_ptp_add_rx_timestamp (imx_fec_dev_t *, ptpv2hdr_t *, mpc_bd_t *)
void imx_ptp_add_tx_timestamp (imx_fec_dev_t *, ptpv2hdr_t *, mpc_bd_t *)
int imx_ptp_get_rx_timestamp (imx_fec_dev_t *, ptp_extts_t *)
int imx_ptp_get_tx_timestamp (imx_fec_dev_t *, ptp_extts_t *)
void imx_ptp_get_cnt (imx_fec_dev_t *, ptp_time_t *)
void imx_ptp_set_cnt (imx_fec_dev_t *, ptp_time_t)
void imx_ptp_set_compensation (imx_fec_dev_t *, ptp_comp_t)
int imx_ptp_ioctl (imx_fec_dev_t *, struct ifdrv *)
```

# 20.36 src/hardware/devnp/imx/receive.c File Reference

```
#include "bpfilter.h"
#include "fec_imx.h"
#include <net/if_vlanvar.h>
#include <netinet/in.h>
#include <avb.h>
```

#### **Functions**

int imx\_receive (imx\_fec\_dev\_t \*, struct nw\_work\_thread \*, uint8\_t)

# 20.37 src/hardware/devnp/imx/stats.c File Reference

```
#include "fec_imx.h"
```

#### **Functions**

- void imx\_update\_stats (imx\_fec\_dev\_t \*)
- void imx\_clear\_stats (imx\_fec\_dev\_t \*)

## 20.38 src/hardware/devnp/imx/transmit.c File Reference

```
#include "bpfilter.h"
#include "fec_imx.h"
#include <device_qnx.h>
#include <avb.h>
```

#### **Functions**

```
int imx_tx (imx_fec_dev_t *imx_fec, struct mbuf *m, uint8_t queue)
void imx_start (struct ifnet *)
void imx_transmit_complete (imx_fec_dev_t *, uint8_t)
int imx_output (struct ifnet *, struct mbuf *, struct sockaddr *, struct rtentry *)
```

int imx\_set\_tx\_bw (imx\_fec\_dev\_t \*imx\_fec, struct ifdrv \*ifd)

# 20.39 src/hardware/etfs/nand4096/imx-micron/apbh\_dma.c File Reference

```
#include <arm/inout.h>
#include <sys/mman.h>
#include <errno.h>
#include <sys/slogcodes.h>
#include <unistd.h>
#include <arm/imx/imx_bch.h>
#include "chipio.h"
#include "apbh_dma.h"
```

## **Functions**

- int apbh\_intr\_wait (chipio \*chipio)
- void \* apbhint\_thread (void \*arg)
- void apbh\_init (chipio \*chipio)
- void apbh\_init\_dma\_channel (chipio \*chipio)

# 20.40 src/hardware/etfs/nand4096/imx-micron/apbh\_dma.h File Reference

```
#include <stdbool.h>
#include <sys/neutrino.h>
#include <pthread.h>
#include <arm/imx/imx_apbh.h>
#include <arm/imx/imx_gpmi.h>
```

#### **Functions**

- int apbh\_intr\_wait (chipio \*chipio)
- void \* apbhint\_thread (void \*arg)
- void apbh init (chipio \*chipio)
- · void apbh\_init\_dma\_channel (chipio \*chipio)

# 20.41 src/hardware/etfs/nand4096/imx-micron/bch\_ecc.c File Reference

```
#include <errno.h>
#include <stdio.h>
#include <stdlib.h>
#include <sys/slog.h>
#include <sys/mman.h>
#include <sys/neutrino.h>
#include <hw/inout.h>
#include <fs/etfs.h>
#include <string.h>
#include <assert.h>
#include <pthread.h>
#include <arm/imx/imx_bch.h>
#include <arm/imx/imx gpmi.h>
#include "bch_ecc.h"
#include "chipio.h"
#include "devio.h"
```

#### **Functions**

- int bch\_intr\_wait (chipio \*chipio)
- void \* bchint\_thread (void \*arg)
- void bch\_init (chipio \*chipio)
- void bch set layout (chipio \*chipio)
- void bch set erase threshold (chipio \*chipio, uint8 t threshold)
- uint32\_t bch\_get\_ecc\_status (chipio \*chipio)

# 20.42 src/hardware/etfs/nand4096/imx-micron/bch\_ecc.h File Reference

```
#include <stdint.h>
#include <stdbool.h>
```

#### **Macros**

```
    #define BCH_SUBBLOCK_SIZE 1024
        BCH sub block size in bytes.
    #define BCH_ECC_SIZE 42
        BCH ECC size in bytes.
```

#### **Functions**

```
void * bchint_thread (void *arg)
int bch_intr_wait (chipio *chipio)
void bch_init (chipio *chipio)
void bch_set_layout (chipio *chipio)
uint32_t bch_get_ecc_status (chipio *chipio)
void bch_set_erase_threshold (chipio *chipio, uint8_t threshold)
```

# 20.43 src/hardware/etfs/nand4096/imx-micron/chipio.c File Reference

```
#include <stdlib.h>
#include <stdio.h>
#include <fs/etfs.h>
#include <arm/inout.h>
#include <string.h>
#include <sys/neutrino.h>
#include <unistd.h>
#include <errno.h>
#include <arm/imx/imx_apbh.h>
#include <arm/imx/imx_gpmi.h>
#include <arm/imx/imx_bch.h>
#include "chipio.h"
#include "devio.h"
#include "dma_descriptor.h"
#include "bch_ecc.h"
#include "apbh_dma.h"
#include "gpmi_pio.h"
```

#### **Functions**

- void create\_blockErase\_descriptor (dma\_blk\_erase\_t \*superStruct, unsigned page)
- void create\_readEcc\_descriptor (dma\_readEcc\_device\_t \*superStruct, unsigned page, void \*ret\_data)
- void create\_readRaw\_descriptor (dma\_readRaw\_device\_t \*superStruct, uint32\_t data\_size, unsigned page, void \*ret\_data)
- void create\_writeEcc\_descriptor (dma\_programEcc\_t \*superStruct, unsigned page, void \*write\_data, uint32 t data size)
- void create\_writeRaw\_descriptor (dma\_programRaw\_t \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)
- void create\_readStatus2\_descriptor (dma\_read\_status\_t \*superStruct, uint8\_t \*memory\_status, unsigned page)
- void create readStatus descriptor (dma read status t \*superStruct, uint8 t \*memory status)
- void create readId descriptor (dma read id device t \*superStruct, uint8 t \*ret raw id)
- void create\_reset\_descriptor (dma\_reset\_device\_t \*superStruct)
- int nand\_init (chipio \*cio)
- int run dma (apbh dma t \*dma, chipio \*chipio, uint8 t wait flag, uint32 t phy addr)
- bool is dma active (chipio \*chipio)
- int nand\_wait\_busy (chipio \*cio, uint32\_t time\_out, uint8\_t chip\_select)
- void device\_to\_nfc (uint8\_t \*parsed\_data, uint8\_t \*raw\_data)
- void nfc\_to\_device (uint8\_t \*device\_data, uint8\_t \*nfc\_data, uint8\_t ecc\_size)

# 20.44 src/hardware/etfs/nand4096/imx-micron/chipio.h File Reference

```
#include <stdbool.h>
#include <stdio.h>
#include <sys/mman.h>
#include <arm/imx/imx_apbh.h>
#include <arm/imx/imx_gpmi.h>
```

#### **Data Structures**

```
struct _apbh_dma_t
struct _apbh_dma_gpmi1_t
struct _apbh_dma_gpmi3_t
struct _apbh_dma_gpmi5_t
struct _dma_blk_erase_t
struct _dma_programEcc_t
struct _dma_programRaw_t
struct _dma_readEcc_device_t
struct _dma_readRaw_device_t
struct _NAND_dma_read_status_device_t
struct _dma_reset_device_t
struct _dma_read_id_device_t
struct _dma_read_id_device_t
struct _chipio_t
```

#### **Macros**

#### Internal NFC error codes

- #define NAND EOK 0x55AA
- #define NAND EIO 0x3
- #define NAND DMA EIO 0x33

#### Internal DMA flags - intended for run\_dma method

- #define NAND DMA GPMI TRANS 0x1
- #define NAND DMA BCH TRANS 0x2

#### Address size description

- #define NAND COLUMN ADDRESS CYCLES 2
- #define NAND\_ROW\_ADDRESS\_CYCLES 3

#### **Row and Column manipulation macros**

- #define NAND\_ADDR\_COL1(addr) ((addr) & 0xff)
- #define NAND\_ADDR\_COL2(addr) (((addr) & 0x1f00) >> 8)
- #define NAND\_ADDR\_ROW1(page) ((page) & 0xff)
- #define NAND\_ADDR\_ROW2(page) (((page) & 0xff00) >> 8)
- #define NAND\_ADDR\_ROW3(page) (((page) & 0x70000) >> 16)

#### **Reset command description**

- #define NANDCMD RESET 0xFF
- #define NANDCMD\_RESET\_SIZE 1

#### Status command description

- #define NANDCMD\_READ\_STATUS\_SIZE 1
- #define NANDCMD READ STATUS 0x70
- #define NANDCMD READ STATUS ENHANCED 0x78

#### Read Id command description - read device followed by one address cycle to specify read ID type

- #define NANDCMD READ ID 0x90
- #define NANDCMD\_READ\_ID\_TYPE 0x00
- #define NANDCMD\_READ\_ID\_SIZE 2

Number of commands sent for a NAND Device Read ID.

#define NANDCMD\_READ\_ID\_RESULT\_SIZE 5

Size in bytes of a Read ID command result.

#### Block erase command description

- #define NANDCMD\_BLOCK\_ERASE 0x60
- #define NANDCMD\_BLOCK\_ERASE\_CONFIRM 0xD0

#### Read command description

- #define NANDCMD\_READ 0x00
- #define NANDCMD\_READ\_CONFIRM 0x30

#### **Program command description**

- #define NANDCMD\_PAGE\_PROGRAM 0x80
- #define NANDCMD PAGE PROGRAM CONFIRM 0x10
- #define NANDCMD\_PAGE\_CACHE\_PROG\_CFRM 0x15

## **Typedefs**

typedef struct \_apbh\_dma\_t apbh\_dma\_t
typedef struct \_apbh\_dma\_gpmi1\_t apbh\_dma\_gpmi3\_t
typedef struct \_apbh\_dma\_gpmi3\_t apbh\_dma\_gpmi3\_t
typedef struct \_apbh\_dma\_gpmi5\_t apbh\_dma\_gpmi5\_t
typedef struct \_dma\_blk\_erase\_t dma\_blk\_erase\_t
typedef struct \_dma\_programEcc\_t dma\_programEcc\_t
typedef struct \_dma\_programRaw\_t dma\_programRaw\_t
typedef struct \_dma\_readEcc\_device\_t dma\_readEcc\_device\_t
typedef struct \_dma\_readRaw\_device\_t dma\_readRaw\_device\_t
typedef struct \_NAND\_dma\_read\_status\_device\_t dma\_read\_status\_t
typedef struct \_dma\_reset\_device\_t dma\_read\_id\_device\_t
typedef struct \_dma\_read\_id\_device\_t dma\_read\_id\_device\_t
typedef struct \_dma\_read\_id\_device\_t dma\_read\_id\_device\_t
typedef struct \_chipio t chipio

#### **Functions**

- void create\_blockErase\_descriptor (dma\_blk\_erase\_t \*superStruct, unsigned page)
- void create\_writeRaw\_descriptor (dma\_programRaw\_t \*superStruct, unsigned page, void \*write\_data, uint32 t data size)
- void create\_writeEcc\_descriptor (dma\_programEcc\_t \*superStruct, unsigned page, void \*write\_data, uint32\_t data\_size)
- void create\_readEcc\_descriptor (dma\_readEcc\_device\_t \*superStruct, unsigned page, void \*ret\_data)
- void create\_readRaw\_descriptor (dma\_readRaw\_device\_t \*superStruct, uint32\_t data\_size, unsigned page, void \*ret\_data)
- void create\_readStatus\_descriptor (dma\_read\_status\_t \*superStruct, uint8\_t \*memory\_status)
- void create\_readStatus2\_descriptor (dma\_read\_status\_t \*superStruct, uint8\_t \*memory\_status, unsigned page)
- void create\_reset\_descriptor (dma\_reset\_device\_t \*superStruct)
- void create\_readId\_descriptor (dma\_read\_id\_device\_t \*superStruct, uint8\_t \*ret\_raw\_id)
- void device to nfc (uint8 t \*parsed data, uint8 t \*raw data)
- void nfc to device (uint8 t \*device data, uint8 t \*nfc data, uint8 t ecc size)
- int run\_dma (apbh\_dma\_t \*dma, chipio \*chipio, uint8\_t wait\_flag, uint32\_t phy\_addr)
- bool is\_dma\_active (chipio \*chipio)
- int nand init (chipio \*cio)
- int nand\_wait\_busy (chipio \*cio, uint32\_t time\_out, uint8\_t chip\_select)

# 20.45 src/hardware/etfs/nand4096/imx-micron/devio.c File Reference

```
#include <arm/inout.h>
#include <stdio.h>
#include <errno.h>
#include <fcntl.h>
#include <stdlib.h>
#include <stdlib.h>
#include <gulliver.h>
#include <sys/slog.h>
#include <sys/neutrino.h>
#include <fs/etfs.h>
#include <arm/imx/imx_bch.h>
#include "devio.h"
#include "apbh_dma.h"
#include "bch_ecc.h"
```

### **Functions**

- int devio\_options (struct etfs\_devio \*dev, char \*optstr)
- int devio\_init (struct etfs\_devio \*dev)
- int devio readcluster (struct etfs devio \*dev, unsigned cluster, uint8 t \*buf, struct etfs trans \*trp)
- int devio\_readtrans (struct etfs\_devio \*dev, unsigned cluster, struct etfs\_trans \*trp)
- int devio\_postcluster (struct etfs\_devio \*dev, unsigned cluster, uint8\_t \*buf, struct etfs\_trans \*trp)
- int devio\_eraseblk (struct etfs\_devio \*dev, unsigned blk)
- int devio\_sync (struct etfs\_devio \*dev)

# 20.46 src/hardware/etfs/nand4096/imx-micron/devio.h File Reference

```
#include <stdint.h>
#include "chipio.h"
```

### **Data Structures**

struct \_spare\_t

#### **Macros**

• #define DATASIZE 4096

Page data size.

• #define SPARESIZE 224

Page spare size.

• #define PAGESIZE (DATASIZE + SPARESIZE)

Page size.

#define ETFS META SIZE PER SUBBLOCK 8

## **Typedefs**

typedef struct \_spare\_t spare\_t

#### 20.46.1 Macro Definition Documentation

### 20.46.1.1 #define ETFS\_META\_SIZE\_PER\_SUBBLOCK 8

Meta information size per sub-block in bytes

Definition at line 54 of file devio.h.

### 20.46.2 Typedef Documentation

#### 20.46.2.1 typedef struct \_spare\_t spare\_t

NAND spare area for BCH engine

# 20.47 src/hardware/etfs/nand4096/imx-micron/dma\_descriptor.h File Reference

```
#include <arm/imx/imx_gpmi.h>
#include <arm/imx/imx_apbh.h>
```

#### **Macros**

#define NAND DMA WAIT4RDY CMD

APBH DMA Macro for Wait4Ready command.

• #define NAND DMA WAIT4RDY PIO(u32ChipSelect)

GPMI PIO DMA Macro for Wait4Ready command.

#define NAND\_DMA\_TXDATA\_CMD(TransferSize, Semaphore, CommandWords, Wait4End, Cmd)

APBH DMA Macro for Transmit Data command. Transfer TransferSize bytes with DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Lock the NAND while waiting for this DMA chain to complete. Decrement semaphore if this is the last part of the chain. Another descriptor follows this one in the chain. This DMA is a read from System Memory - write to device.

• #define NAND DMA TXDATA PIO(u32ChipSelect, TransferSize)

GPMI PIO DMA Macro for Transmit Data command. Setup transfer as a write. Transfer NumBitsInWord bits per DMA cycle. Lock CS during this transaction. Select the appropriate chip. Address lines need to specify Data transfer (0b00) Transfer TransferSize - NumBitsInWord values.

• #define NAND DMA SENSE CMD(SenseSemaphore)

APBH DMA Macro for Sense command. Transfer no Bytes with DMA. Transfer no Words to PIO. Don't lock the NAND while waiting for Ready to go high. Decrement semaphore if this is the last part of the chain. Another descriptor follows this one in the chain.

• #define NAND DMA RX CMD ECC(TransferSize, Semaphore)

APBH DMA Macro for Read Data command with ECC. Receive TransferSize bytes with DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Unlock the NAND after this DMA chain completes. Another descriptor follows this one in the chain. No DMA transfer here; the ECC8 block becomes the bus master and performs the memory writes itself instead of the DMA

• #define NAND DMA RX NO ECC CMD(TransferSize, Semaphore)

APBH DMA Macro for Receive Data with no ECC command. Receive TransferSize bytes with DMA but no E← CC. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Unlock the NAND after this DMA chain completes. Another descriptor follows this one in the chain. This DMA is a write to System Memory - read from device.

#define NAND DMA RX PIO(u32ChipSelect, TransferSize)

GPMI PIO DMA Macro for Receive command. Setup transfer as a READ. Transfer NumBitsInWord bits per D← MA cycle. Select the appropriate chip. Address lines need to specify Data transfer (0b00) Transfer TransferSize - NumBitsInWord values.

• #define NAND\_DMA\_COMMAND\_CMD(TransferSize, Semaphore, NandLock, CmdWords)

APBH DMA Macro for sending NAND Command sequence. Transmit TransferSize bytes to DMA. Transfer one Word to PIO. Wait for DMA to complete before starting next DMA descriptor in chain. Decrement semaphore if this is the last part of the chain. Lock the NAND until the next chain. Another descriptor follows this one in the chain. This DMA is a read from System Memory - write to device.

#define NAND\_DMA\_COMMAND\_PIO(u32ChipSelect, TransferSize, AssertCS)

GPMI PIO DMA Macro when sending a command. Setup transfer as a WRITE. Transfer NumBitsInWord bits per DMA cycle. Lock CS during and after this transaction. Select the appropriate chip. Address lines need to specify Command transfer (0b01) Increment the Address lines if Addrlncr is set. Transfer TransferSize - NumBitsInWord values.

- #define NAND\_DMA\_ECC\_PIO(EnableDisable) (IMX\_GPMI\_ECCCTRL\_ENABLE\_ECC(EnableDisable))

  GPMI PIO DMA Macro for disabling ECC during this write.
- #define NAND\_DMA\_ECC\_CTRL\_PIO(EccBufferMask, decode\_encode\_size)

GPMI PIO DMA Macro sequence for ECC decode. Setup READ transfer ECC Control register. Setup for ECC Decode, 4 Bit. Enable the ECC block The ECC Buffer Mask determines which fields are corrected.

# 20.48 src/hardware/etfs/nand4096/imx-micron/gpmi\_pio.c File Reference

```
#include <stdint.h>
#include <arm/inout.h>
#include <unistd.h>
#include <arm/imx/imx_gpmi.h>
#include "chipio.h"
```

#### **Functions**

- void gpmi\_soft\_reset (chipio \*chipio)
- void gpmi\_set\_busy\_timeout (chipio \*chipio, uint16\_t busy\_timeout)

# 20.49 src/hardware/etfs/nand4096/imx-micron/gpmi\_pio.h File Reference

### **Functions**

- void gpmi soft reset (chipio \*chipio)
- · void gpmi\_set\_busy\_timeout (chipio \*chipio, uint16\_t busy\_timeout)

# 20.50 src/hardware/flash/boards/qspi-imx/f3s\_qspi.h File Reference

```
#include <sys/f3s_mtd.h>
#include "qspi_cmds.h"
```

#### **Functions**

- int32\_t f3s\_qspi\_open (f3s\_socket\_t \*socket, uint32\_t flags)
- uint8\_t \* f3s\_qspi\_page (f3s\_socket\_t \*socket, uint32\_t page, uint32\_t offset, int32\_t \*size)
- int32\_t f3s\_qspi\_read (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t text\_offset, int32\_t buffer size, uint8\_t \*buffer)
- int32\_t f3s\_qspi\_status (f3s\_socket\_t \*socket, uint32\_t flags)
- void f3s\_qspi\_close (f3s\_socket\_t \*socket, uint32\_t flags)
- void f3s\_qspi\_reset (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset)
- int32\_t f3s\_qspi\_ident (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset)
- int32\_t f3s\_qspi\_write (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset, int32\_t size, uint8 t \*buffer)
- int f3s qspi erase (f3s dbase t \*dbase, f3s access t \*access, uint32 t flags, uint32 t offset)
- int32 tf3s gspi sync (f3s dbase t \*dbase, f3s access t \*access, uint32 t flags, uint32 t text offset)

# 20.51 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_close.c File Reference

```
#include "f3s_qspi.h"
#include "imx_fc_qspi.h"
```

#### **Functions**

void f3s\_qspi\_close (f3s\_socket\_t \*socket, uint32\_t flags)

# 20.52 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_erase.c File Reference

```
#include "f3s_qspi.h"
```

#### **Functions**

int f3s\_qspi\_erase (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset)

# 20.53 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_ident.c File Reference

```
#include <sys/slogcodes.h>
#include "f3s_qspi.h"
#include "imx_fc_qspi.h"
#include "qspi_cmds.h"
```

#### **Functions**

• int32\_t f3s\_qspi\_ident (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset)

# 20.54 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_main.c File Reference

```
#include "f3s_qspi.h"
```

#### **Functions**

• int main (int argc, char \*\*argv)

# 20.55 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_open.c File Reference

```
#include "f3s_qspi.h"
#include "imx_fc_qspi.h"
```

#### **Functions**

• int32\_t f3s\_qspi\_open (f3s\_socket\_t \*socket, uint32\_t flags)

# 20.56 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_page.c File Reference

```
#include "f3s_qspi.h"
```

#### **Functions**

• uint8 t \* f3s qspi page (f3s socket t \*socket, uint32 t page, uint32 t offset, int32 t \*size)

# 20.57 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_read.c File Reference

```
#include "f3s_qspi.h"
#include <sys/slog.h>
```

#### **Functions**

int32\_t f3s\_qspi\_read (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t text\_offset, int32\_t buffer size, uint8 t \*buffer)

# 20.58 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_reset.c File Reference

```
#include "f3s_qspi.h"
```

#### **Functions**

void f3s\_qspi\_reset (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset)

# 20.59 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_status.c File Reference

```
#include "f3s_qspi.h"
```

#### **Functions**

• int32\_t f3s\_qspi\_status (f3s\_socket\_t \*socket, uint32\_t flags)

# 20.60 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_sync.c File Reference

```
#include "f3s_qspi.h"
#include "imx_fc_qspi.h"
```

#### **Functions**

int32\_t f3s\_qspi\_sync (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t text\_offset)

# 20.61 src/hardware/flash/boards/qspi-imx/f3s\_qspi\_write.c File Reference

```
#include "f3s_qspi.h"
#include <sys/slog.h>
```

#### **Functions**

• int32\_t f3s\_qspi\_write (f3s\_dbase\_t \*dbase, f3s\_access\_t \*access, uint32\_t flags, uint32\_t offset, int32\_t size, uint8\_t \*buffer)

# 20.62 src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.c File Reference

```
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <sys/slog.h>
#include <sys/slogcodes.h>
#include <sys/mman.h>
#include <pthread.h>
#include <string.h>
#include <arm/imx/imx_qspi.h>
#include "variant.h"
#include "imx_fc_qspi.h"
#include "qspi_cmds.h"
```

#### **Functions**

- int imx\_qspi\_setcfg (int fd)
- void \* int thread (void \*arg)
- int imx\_qspi\_open (void)
- int imx\_qspi\_close (int fd)
- int imx\_qspi\_lock\_lut (int fd)
- int imx\_qspi\_unlock\_lut (int fd)
- imx\_qspi\_lutx\_t imx\_qspi\_create\_lut\_record (uint8\_t instr0, uint8\_t pad0, uint8\_t opr0, uint8\_t instr1, uint8\_t pad1, uint8\_t opr1)
- int imx\_qspi\_write\_lut (int fd, uint8\_t index, imx\_qspi\_lutx\_t \*lutcmd0, imx\_qspi\_lutx\_t \*lutcmd1, imx\_qspi← \_lutx\_t \*lutcmd2, imx\_qspi\_lutx\_t \*lutcmd3)
- int qspi\_intr\_wait (imx\_qspi\_t \*dev)
- int imx\_qspi\_send\_ip\_nowait\_cmd (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int imx\_qspi\_send\_ip\_cmd (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int imx qspi clear fifo (const int qspi fd, uint32 t mask)
- int imx\_qspi\_write\_data (int fd, uint8\_t \*addr, uint32\_t data\_size)
- int imx\_qspi\_read\_data (int fd, uint8\_t \*buffer, uint32\_t size)

# 20.63 src/hardware/flash/boards/qspi-imx/imx\_fc\_qspi.h File Reference

#include <stdint.h>

#### **Data Structures**

- union imx\_qspi\_lutx\_t
- · struct \_imx\_qspi\_t

#### **Macros**

#define IMX\_QSPI\_AMBA\_BASE\_ADDRESS 0x60000000U

#### **FIFO** parameters

• #define IMX\_QSPI\_FIFO\_WIDTH 4

FIFO width: 4 bytes.

• #define IMX QSPI FIFO DEPTH 32

FIFO depth: 32 entries.

#### **LUT** commands

• #define IMX\_QSPI\_PAD\_1 0x00

Communication on 1 pad only.

#define IMX\_QSPI\_PAD\_4 0x02

Communication on 4 pads.

• #define IMX\_QSPI\_INSTR\_CMD 1

FC command.

• #define IMX\_QSPI\_INSTR\_ADDR 2

FC address.

• #define IMX\_QSPI\_INSTR\_DUMMY 3

FC dummy operation.

• #define IMX\_QSPI\_INSTR\_READ 7

FC read

• #define IMX QSPI INSTR WRITE 8

FC write.

• #define IMX\_QSPI\_INSTR\_JMP\_ON\_CS 9

FC jump on cs.

#define IMX\_QSPI\_INSTR\_ADDR\_DDR 10

FC ddr address.

• #define IMX\_QSPI\_INSTR\_READ\_DDR 14

FC ddr read.

• #define IMX QSPI INSTR STOP 0

FC stop.

• #define IMX\_QSPI\_LUT\_KEY 0x5AF05AF0U

LUT key.

• #define IMX\_QSPI\_LUT\_LOCK 0x1

LUT contect lock.

• #define IMX\_QSPI\_LUT\_UNLOCK 0x2

LUT contect unlock.

#### **LUT device command indexes**

- #define IMX\_QSPI\_LUT\_CMD\_IDX\_READ 0
  - Normal read 24-bit address read.
- #define IMX\_QSPI\_LUT\_CMD\_IDX\_RDIR 1

Read identification.

- #define IMX\_QSPI\_LUT\_CMD\_IDX\_WREN 2
   Write enable.
- #define IMX\_QSPI\_LUT\_CMD\_IDX\_SE 3

Sector erase.

• #define IMX\_QSPI\_LUT\_CMD\_IDX\_RDSR 4

Read status register.

#define IMX\_QSPI\_LUT\_CMD\_IDX\_RDSCUR 5

Read security register.

#define IMX\_QSPI\_LUT\_CMD\_IDX\_4READ4B 6

4 read 4B

#define IMX\_QSPI\_LUT\_CMD\_IDX\_4PP4B 7

4 write 4B

• #define IMX\_QSPI\_LUT\_CMD\_IDX\_WRSR 8

Write status register (Normal mode)

• #define IMX QSPI LUT CMD IDX EN4B 9

Enter 4-byte addressing mode.

• #define IMX\_QSPI\_LUT\_CMD\_IDX\_RDCR 10

Read configuration register.

## **Typedefs**

• typedef struct \_imx\_qspi\_t imx\_qspi\_t

### **Functions**

- int imx qspi setcfg (int fd)
- int imx\_qspi\_open (void)
- int imx\_qspi\_close (int fd)
- int imx\_qspi\_write\_data (int fd, uint8\_t \*addr, uint32\_t data\_size)
- int imx qspi read data (int fd, uint8 t \*buffer, uint32 t size)
- int imx qspi clear fifo (const int qspi fd, uint32 t mask)
- int imx\_qspi\_send\_ip\_nowait\_cmd (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int imx\_qspi\_send\_ip\_cmd (int fd, uint8\_t lut\_index, uint32\_t data\_size\_override)
- int imx\_qspi\_unlock\_lut (int fd)
- int imx\_qspi\_lock\_lut (int fd)
- imx\_qspi\_lutx\_t imx\_qspi\_create\_lut\_record (uint8\_t instr0, uint8\_t pad0, uint8\_t opr0, uint8\_t instr1, uint8\_t pad1, uint8\_t opr1)
- int imx\_qspi\_write\_lut (int fd, uint8\_t index, imx\_qspi\_lutx\_t \*lutcmd0, imx\_qspi\_lutx\_t \*lutcmd1, imx\_qspi-lutx\_t \*lutcmd2, imx\_qspi\_lutx\_t \*lutcmd3)

## 20.63.1 Typedef Documentation

#### 20.63.1.1 typedef struct \_imx\_qspi\_t imx\_qspi\_t

Low level driver handle

# 20.64 src/hardware/flash/boards/qspi-imx/qspi\_cmds.c File Reference

```
#include <unistd.h>
#include <assert.h>
#include <string.h>
#include <errno.h>
#include <stdlib.h>
#include <time.h>
#include "qspi_cmds.h"
#include "imx_fc_qspi.h"
#include <arm/imx/imx_qspi.h>
```

#### **Functions**

```
• int iswriting (const int qspi_fd)
```

- int read cfg (const int gspi fd, uint8 t \*cfg reg)
- int read\_erase\_status (const int qspi\_fd)
- int read\_status (const int qspi\_fd, uint8\_t \*stat\_reg)
- int write\_status (const int qspi\_fd, uint8\_t \*stat\_reg)
- int read\_ident (const int qspi\_fd, int \*manufact\_id, int \*device\_id, uint32\_t \*size)
- int pd release (const int qspi fd)
- int sector\_erase (const int qspi\_fd, const int offset)
- int page\_program (const int qspi\_fd, int offset, int len, uint8\_t \*data)
- int read\_from (const int qspi\_fd, int offset, int len, uint8\_t \*buffer)

# 20.65 src/hardware/flash/boards/qspi-imx/qspi\_cmds.h File Reference

```
#include <stdint.h>
#include "variant.h"
```

#### **Macros**

#### Device status register definition - MX25L51245G

```
Block Protect bit BP3.

#define DEVICE_SR_QE (1 << 6)

# mode enable bit

#define DEVICE_SR_SRWD (1 << 7)

Status Register Write Disable (SRWD) bit.
```

#### Flash commands

#define FLASH\_OPCODE\_SE4B 0xDC
 (SPI) Erase 64 KB block (Sector erase) 4B
 #define FLASH\_OPCODE\_READ4B 0x13
 (SPI) Read data bytes 4B
 #define FLASH\_OPCODE\_4READ4B 0xEC
 (QSPI) Read data bytes 4B
 #define FLASH\_OPCODE\_PP4B 0x12
 (SPI) Page program 4B
 #define FLASH\_OPCODE\_4PP4B 0x3E

(QSPI) Page program 4B

• #define FLASH\_OPCODE\_RDID 0x9F

(SPI) Read JEDEC ID in normal mode
• #define FLASH\_OPCODE\_WREN 0x06

(SPI) Write enable

• #define FLASH\_OPCODE\_WRSR 0x01

(SPI) Write status register
• #define FLASH\_OPCODE\_RDSR 0x05

(SPI) Read status register

 #define FLASH\_OPCODE\_EN4B 0xB7 (SPI) Enable 4B

 #define FLASH\_OPCODE\_RDSCUR 0x2B (SPI) Read security register

#### **Functions**

- int iswriting (const int qspi\_fd)
- int write\_status (const int qspi\_fd, uint8\_t \*stat\_reg)
- int read\_cfg (const int qspi\_fd, uint8\_t \*cfg\_reg)
- int read\_status (const int qspi\_fd, uint8\_t \*stat\_reg)
- int read\_ident (const int qspi\_fd, int \*manufact\_id, int \*device\_id, uint32\_t \*size)
- int pd\_release (const int qspi\_fd)
- int sector\_erase (const int qspi\_fd, const int offset)
- int page\_program (const int qspi\_fd, int offset, int len, uint8\_t \*data)
- int read\_from (const int qspi\_fd, int offset, int len, uint8\_t \*buffer)

# 20.66 src/hardware/i2c/imx/bus\_speed.c File Reference

```
#include "proto.h"
```

#### **Functions**

- unsigned int find\_best\_ic (unsigned int i2c\_div)
- int imx\_set\_bus\_speed (void \*hdl, unsigned int speed, unsigned int \*ospeed)

## 20.66.1 Detailed Description

i.MX I2C driver source file.

### 20.67 src/hardware/i2c/imx/common.c File Reference

```
#include "proto.h"
```

#### **Functions**

- void imx\_i2c\_reset (imx\_dev\_t \*dev)
- i2c\_status\_t imx\_recvbyte (imx\_dev\_t \*dev, uint8\_t \*byte, int nack, int stop)
- i2c\_status\_t imx\_sendbyte (imx\_dev\_t \*dev, uint8\_t byte)
- i2c\_status\_t imx\_sendaddr7 (imx\_dev\_t \*dev, unsigned addr, int read, int restart)
- i2c\_status\_t imx\_sendaddr10 (imx\_dev\_t \*dev, unsigned addr, int read, int restart)

### 20.67.1 Detailed Description

i.MX I2C driver source file.

### 20.68 src/hardware/i2c/imx/fini.c File Reference

```
#include "proto.h"
```

#### **Functions**

• void imx\_fini (void \*hdl)

### 20.68.1 Detailed Description

i.MX I2C driver source file.

## 20.69 src/hardware/i2c/imx/info.c File Reference

```
#include "proto.h"
```

### **Functions**

• int imx\_driver\_info (void \*hdl, i2c\_driver\_info\_t \*info)

## 20.69.1 Detailed Description

i.MX I2C driver source file.

## 20.70 src/hardware/i2c/imx/init.c File Reference

```
#include "proto.h"
```

#### **Functions**

• void \* imx\_init (int argc, char \*argv[])

## 20.70.1 Detailed Description

i.MX I2C driver source file.

## 20.71 src/hardware/devc/serial/imx/init.c File Reference

```
#include "externs.h"
#include <sys/mman.h>
#include <string.h>
```

## 20.72 src/lib/dma/sdma/init.c File Reference

```
#include "sdma.h"
```

### **Functions**

- void ctor (void)
- void dtor (void)

### 20.73 src/hardware/i2c/imx/lib.c File Reference

```
#include "proto.h"
```

#### **Functions**

• int i2c\_master\_getfuncs (i2c\_master\_funcs\_t \*funcs, int tabsize)

## 20.73.1 Detailed Description

i.MX I2C driver source file.

## 20.74 src/hardware/i2c/imx/options.c File Reference

```
#include "proto.h"
```

### **Functions**

- int query\_hwi\_device (imx\_dev\_t \*dev, unsigned unit)
- int imx\_options (imx\_dev\_t \*dev, int argc, char \*argv[])

# 20.74.1 Detailed Description

i.MX I2C driver source file.

# 20.75 src/hardware/devc/serial/imx/options.c File Reference

```
#include "externs.h"
```

### **Functions**

- int query\_hwi\_device (TTYINIT\_MX1 \*dip, unsigned unit)
- unsigned options (int argc, char \*argv[])

## 20.76 src/hardware/i2c/imx/recv.c File Reference

```
#include "proto.h"
```

#### **Functions**

• i2c\_status\_t imx\_recv (void \*hdl, void \*buf, unsigned int len, unsigned int stop)

## 20.76.1 Detailed Description

i.MX I2C driver source file.

## 20.77 src/hardware/i2c/imx/send.c File Reference

```
#include "proto.h"
```

#### **Functions**

• i2c\_status\_t imx\_send (void \*hdl, void \*buf, unsigned int len, unsigned int stop)

## 20.77.1 Detailed Description

i.MX I2C driver source file.

# 20.78 src/hardware/i2c/imx/slave\_addr.c File Reference

```
#include "proto.h"
```

#### **Functions**

int imx\_set\_slave\_addr (void \*hdl, unsigned int addr, i2c\_addrfmt\_t fmt)

## 20.78.1 Detailed Description

i.MX I2C driver source file.

### 20.79 src/hardware/i2c/imx/version.c File Reference

```
#include "proto.h"
```

### **Functions**

• int imx\_version\_info (i2c\_libversion\_t \*version)

## 20.79.1 Detailed Description

i.MX I2C driver source file.

## 20.80 src/hardware/i2c/imx/wait.c File Reference

```
#include "proto.h"
```

#### **Functions**

- int imx\_wait\_bus\_not\_busy (imx\_dev\_t \*dev)
- uint32\_t imx\_wait\_status (imx\_dev\_t \*dev)

## 20.80.1 Detailed Description

i.MX I2C driver source file.

# 20.81 src/hardware/support/wdtkick/main.c File Reference

```
#include <stdio.h>
#include <unistd.h>
#include <unistd.h>
#include <sys/mman.h>
#include <sys/resmgr.h>
#include <hw/inout.h>
#include <hw/inout.h>
#include <sys/slog.h>
#include <errno.h>
#include <arm/imx/imx_wdog.h>
#include <sys/procmgr.h>
#include <drvr/hwinfo.h>
```

#### **Functions**

• int main (int argc, char \*argv[])

### 20.82 src/hardware/devc/serial/imx/main.c File Reference

```
#include "externs.h"
```

## 20.83 src/lib/dma/sdma/api.c File Reference

```
#include "sdma.h"
```

### **Functions**

- sdma\_chan\_t \* chan\_create (unsigned ch\_num)
- void chan destroy (sdma chan t \*chan ptr)
- void register\_init (void)
- int parse\_init\_options (const char \*options)
- int parse\_channel\_options (sdma\_chan\_t \*chan\_ptr, const char \*options)
- void callback\_reenable\_descr (unsigned ch\_num)
- int sdma\_init (const char \*options)
- void sdma\_fini (void)
- void sdma query channel (void \*handle, dma channel query t \*chinfo)
- int sdma driver info (dma driver info t \*info)
- int sdma\_channel\_info (unsigned channel, dma\_channel\_info\_t \*info)
- void \* sdma\_channel\_attach (const char \*optstring, const struct sigevent \*event, unsigned \*channel, int prio, unsigned flags)
- void sdma\_channel\_release (void \*handle)
- int sdma\_setup\_xfer (void \*handle, const dma\_transfer\_t \*tinfo)
- int sdma\_xfer\_start (void \*handle)
- int sdma\_xfer\_abort (void \*handle)
- unsigned sdma\_bytes\_left (void \*handle)
- int sdma\_xfer\_complete (void \*handle)
- int get\_dmafuncs (dma\_functions\_t \*functable, int tabsize)

## 20.84 src/lib/dma/sdma/cmd.c File Reference

```
#include "sdma.h"
```

#### **Functions**

- int sdmaram\_script\_load ()
- int sdmacmd\_cmdch\_create (void)
- void sdmacmd\_cmdch\_destroy (void)
- void sdmacmd\_ctx\_config (sdma\_chan\_t \*chan\_ptr)
- int sdmacmd\_ctx\_load (sdma\_chan\_t \*chan\_ptr)

## 20.85 src/lib/dma/sdma/imx/microcode.h File Reference

```
#include <stdint.h>
```

# 20.86 src/lib/dma/sdma/imx/script.c File Reference

```
#include "sdma.h"
#include "microcode.h"
```

### **Functions**

• int sdmascript\_lookup (sdma\_scriptinfo\_t \*scriptinfo)

## 20.87 src/lib/dma/sdma/irq.c File Reference

```
#include "sdma.h"
```

### **Functions**

- const struct sigevent \* irq\_handler (void \*area, int id)
- int sdmairq\_init (uint32\_t irq)
- void sdmairq\_fini (void)
- void sdmairq\_event\_add (uint32\_t channel, const struct sigevent \*event)
- void sdmairq\_event\_remove (uint32\_t channel)
- void sdmairq\_callback\_add (uint32\_t channel, sdmairq\_callback\_t func\_ptr)
- void sdmairq\_callback\_remove (uint32\_t channel)

### 20.88 src/lib/dma/sdma/sdma.h File Reference

```
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <inttypes.h>
#include <pthread.h>
#include <sys/siginfo.h>
#include <sys/mman.h>
#include <hw/inout.h>
#include <sys/neutrino.h>
#include <errno.h>
#include <atomic.h>
#include <fcntl.h>
#include <sys/rsrcdbmgr.h>
#include <sys/rsrcdbmsg.h>
#include <hw/dma.h>
#include <sys/hwinfo.h>
#include <drvr/hwinfo.h>
#include <sys/cache.h>
```

#### **Data Structures**

```
• struct sdma_bd_cmd_and_status_s
```

- struct sdma\_bd\_t
- struct sdma\_ccb\_t
- struct sdma\_ch\_ctx\_t
- struct microcode\_info\_t
- struct sdma\_scriptinfo\_t
- · struct sdma shmem t

## **Typedefs**

• typedef struct sdma\_bd\_cmd\_and\_status\_s sdma\_bd\_cmd\_and\_status\_t

#### **Functions**

- int sdmasync\_init (void)
- void sdmasync\_fini (void)
- pthread\_mutex\_t \* sdmasync\_cmdmutex\_get (void)
- pthread\_mutex\_t \* sdmasync\_libinit\_mutex\_get (void)
- pthread\_mutex\_t \* sdmasync\_regmutex\_get (void)
- int sdmasync\_is\_first\_process (void)
- int sdmasync\_is\_last\_process (void)
- void sdmasync\_process\_cnt\_incr (void)
- void sdmasync\_process\_cnt\_decr (void)
- off64\_t sdmasync\_ccb\_paddr\_get (void)
- sdma\_ccb\_t \* sdmasync\_ccb\_ptr\_get (void)
- int sdmacmd\_cmdch\_create (void)

- void sdmacmd\_cmdch\_destroy (void)
- void sdmacmd\_ctx\_config (sdma\_chan\_t \*chan\_ptr)
- int sdmacmd\_ctx\_load (sdma\_chan\_t \*chan\_ptr)
- int sdmairq\_init (uint32\_t irq)
- void sdmairq fini (void)
- void sdmairq\_event\_add (uint32\_t channel, const struct sigevent \*event)
- void sdmairq\_event\_remove (uint32\_t channel)
- void sdmairq\_callback\_add (uint32\_t channel, sdmairq\_callback\_t func\_ptr)
- void sdmairq\_callback\_remove (uint32\_t channel)
- int sdmascript\_lookup (sdma\_scriptinfo\_t \*scriptinfo)

# 20.89 src/lib/dma/sdma/sync.c File Reference

```
#include "sdma.h"
```

#### **Functions**

- int sdmasync\_init (void)
- void sdmasync fini (void)
- pthread\_mutex\_t \* sdmasync\_cmdmutex\_get (void)
- pthread\_mutex\_t \* sdmasync\_libinit\_mutex\_get (void)
- pthread\_mutex\_t \* sdmasync\_regmutex\_get (void)
- · int sdmasync\_is\_first\_process (void)
- int sdmasync\_is\_last\_process (void)
- void sdmasync\_process\_cnt\_incr (void)
- void sdmasync\_process\_cnt\_decr (void)
- off64\_t sdmasync\_ccb\_paddr\_get (void)
- sdma ccb t \* sdmasync ccb ptr get (void)

## 20.90 src/utils/r/rtc/nto/arm/clk\_mx7srtc.c File Reference

```
#include "rtc.h"
#include <time.h>
#include <arm/mx7x.h>
```

#### **Functions**

- int init\_mx7srtc (struct chip\_loc \*chip, char \*argv[])
- int get\_mx7srtc (struct tm \*tm, int cent\_reg)
- int set\_mx7srtc (struct tm \*tm, int cent\_reg)

## 20.90.1 Detailed Description

RTC driver source file.

# 20.91 src/utils/r/rtc/nto/clk\_net.c File Reference

```
#include "rtc.h"
#include <sys/types.h>
#include <sys/stat.h>
#include <sys/procfs.h>
#include <sys/netmgr.h>
#include <fcntl.h>
```

### **Functions**

```
int init_net (struct chip_loc *chip, char *argv[])int get_net (struct tm *tm, int cent_reg)
```

• int set\_net (struct tm \*tm, int cent\_reg)

## 20.91.1 Detailed Description

RTC driver source file.

## 20.92 src/utils/r/rtc/nto/support.c File Reference

```
#include <stddef.h>
#include <inttypes.h>
#include <dlfcn.h>
#include <sys/syspage.h>
#include <hw/sysinfo.h>
#include <sys/hwinfo.h>
#include "rtc.h"
```

#### **Functions**

```
char * query_clock_hw (struct chip_loc *chip)
```

- int load\_external\_clock (const char \*given\_name, struct rtc\_desc \*clk)
- int close\_external\_clock (void)

## 20.92.1 Detailed Description

RTC driver source file.

# 20.93 src/utils/r/rtc/qnxrtc.c File Reference

```
#include "rtc.h"
```

#### **Functions**

- unsigned <a href="mailto:chip\_read">chip\_read</a> (unsigned off, unsigned size)
- void <a href="mailto:chip\_write">chip\_write</a> (unsigned off, unsigned val, unsigned size)
- int main (int argc, char \*argv[])

### 20.93.1 Detailed Description

RTC driver source file.

### 20.94 src/utils/r/rtc/rtc.h File Reference

```
#include <inttypes.h>
#include <stdio.h>
#include <time.h>
#include <string.h>
#include <unistd.h>
#include <stdlib.h>
#include <errno.h>
#include <sys/mman.h>
#include <sys/types.h>
#include <fcntl.h>
#include <sys/timers.h>
#include <sys/osinfo.h>
#include <sys/osinfo.h>
#include <i86.h>
#include <conio.h>
```

#### **Functions**

- int load\_external\_clock (const char \*given\_name, struct rtc\_desc \*clk)
- int close\_external\_clock (void)
- char \* query clock hw (struct chip loc \*)
- unsigned chip\_read (unsigned off, unsigned size)
- void <a href="mailto:chip\_write">chip\_write</a> (unsigned off, unsigned val, unsigned size)
- int init\_net (struct chip\_loc \*chip, char \*argv[])
- int get\_net (struct tm \*tm, int cent\_reg)
- int set\_net (struct tm \*tm, int cent\_reg)

## 20.94.1 Detailed Description

RTC driver header file.

# Index

_NAND_dma_read_status_device_t, 162	align0, 162
_apbh_dma_gpmi1_t, 151	align1, 162
_apbh_dma_gpmi3_t, 151	align2, 163
_apbh_dma_gpmi5_t, 152	cluster, 163
_apbh_dma_t, 152	erasesig, 163
_chipio_t, 152	fid, 163
v_data_fs_buf, 153	nclusters, 163
v_data_page_buf, 153	sequence, 163
_dma_blk_erase_t, 153	status, 163
_dma_programEcc_t, 153	status2, 164
_dma_programRaw_t, 154	
_dma_readEcc_device_t, 154	adc_mute
_dma_readRaw_device_t, 155	wm8960_context, 180
_dma_read_id_device_t, 154	adc_volume
_dma_reset_device_t, 155	wm8960_context, 180
_imx_dev, 155	addr
i2c_freq_val, 156	microcode_info_t, 173
iid, 156	align0
input_clk, 156	_spare_t, 162
intr, 156	align1
intrevent, 156	_spare_t, 162
own_addr, 156	align2
physbase, 156	_spare_t, 163
regbase, 157	apbh_dma_gpmi1_t
reglen, 157	Chip interface, 61
restart, 157	apbh_dma_gpmi3_t
slave_addr, 157	Chip interface, 61
slave_addr_fmt, 157	apbh_dma_gpmi5_t
speed, 157	Chip interface, 61
_imx_ext, 158	apbh_dma_t
bw, 158	Chip interface, 62
cd_base, 158	apbh_init
cd_iid, 158	DMA, 68
cd_irq, 158	apbh_init_dma_channel
cd_pbase, 159	DMA, 68
cd_pin, 159	apbh_intr_wait
emmc, 159	DMA, 68
nocd, 159	apbhint_thread
rs_pbase, 159	DMA, 69
rs_pin, 159	haaa
vdd1_8, 159	base
wp base, 160	imx_sai_data, 167
wp_base, 160 wp_pbase, 160	bch_get_ecc_status
wp_pbase, 160 wp_pin, 160	ECC, 70
· —	bch_init
_imx_qspi_t, 160	ECC, 70
_imx_sdhcx_adma32_t, 161	bch_intr_wait ECC, 71
_imx_usdhcx_hc, 161	,
sdma_iid, 161	bch_set_erase_threshold ECC, 71
_spare_t, 162	EOO, / I

bch_set_layout ECC, 71	CAN - Controller Area Network driver (dev-can- imx), 122
bchint_thread ECC, 71	can_init_intr
bit_delay	CAN - Controller Area Network driver (dev-can- imx), 123
imx_sai_xfer_config, 168	can_intr
Board specific interface, 106	CAN - Controller Area Network driver (dev-can-
bs_event, 106	imx), 123
imx_ext_t, 106	can_print_mailbox
my_getsubopt, 106	CAN - Controller Area Network driver (dev-can-
bs_event	imx), 123
Board specific interface, 106	can_print_reg
bsd_mii_initmedia	CAN - Controller Area Network driver (dev-can-
Ethernet driver for io-pkt (devnp-fec-imx.so), 19	imx), 123
bsd_mii_mediachange	can_tx
Ethernet driver for io-pkt (devnp-fec-imx.so), 19 bsd mii mediastatus	CAN - Controller Area Network driver (dev-can-
Ethernet driver for io-pkt (devnp-fec-imx.so), 19	imx), 124
buf	caps
imx stream dma, 171	imx_stream_pcm, 172
buf_paddr	ccb_arr
sdma_bd_t, 176	sdma_shmem_t, 179
bw	cd_base
imx ext, 158	_imx_ext, 158 cd_iid
,	imx ext, 158
C	cd_irq
sdma_bd_cmd_and_status_s, 174	imx ext, 158
CAN - Controller Area Network driver (dev-can-imx), 121	cd_pbase
can_debug, 122	imx ext, 159
can_drvr_devctl, 122	cd pin
can_drvr_transmit, 122	imx ext, 159
can_init_hw, 122	cfg
can_init_intr, 123 can_intr, 123	imx_sai_data, 167
can_print_mailbox, 123	chan_create
can_print_reg, 123	SDMA library (libdma-sdma-imx7x), 133
can_tx, 124	chan_destroy
create_device, 124	SDMA library (libdma-sdma-imx7x), 133
device init, 124	Chip interface, 57
main, 124	apbh_dma_gpmi1_t, 61
mdriver_find_mbxid, 125	apbh_dma_gpmi3_t, 61
mdriver_init, 125	apbh_dma_gpmi5_t, 61
mdriver_init_data, 125	apbh_dma_t, 62
mdriver_print_data, 126	chipio, 62
set_port32, 126	create_blockErase_descriptor, 62
COMMAND	create_readEcc_descriptor, 63
sdma_bd_cmd_and_status_s, 174	create_readId_descriptor, 63
callback_reenable_descr	create_readRaw_descriptor, 63
SDMA library (libdma-sdma-imx7x), 133	create_readStatus2_descriptor, 63
can_debug	create_readStatus_descriptor, 64
CAN - Controller Area Network driver (dev-can-	create_reset_descriptor, 64 create_writeEcc_descriptor, 64
imx), 122	create_writeRaw_descriptor, 64
can_drvr_devctl     CAN - Controller Area Network driver (dev-can-	device_to_nfc, 65
imx), 122	dma_blk_erase_t, 62
can_drvr_transmit	dma_programEcc_t, 62
CAN - Controller Area Network driver (dev-can-	dma_programRaw_t, 62
imx), 122	dma_read_id_device_t, 62

dma_readEcc_device_t, 62	create_reset_descriptor
dma_readRaw_device_t, 62	Chip interface, 64
dma_reset_device_t, 62	create_writeEcc_descriptor
is_dma_active, 65	Chip interface, 64
NAND_DMA_WAIT4RDY_CMD, 61	create_writeRaw_descriptor
NAND_DMA_WAIT4RDY_PIO, 61	Chip interface, 64
nand_init, 65	ctor
nand_wait_busy, 66	SDMA library (libdma-sdma-imx7x), 133
nfc_to_device, 66	ctrl_destroy
run_dma, 66	SAI - Synchronous Audio Interface driver (deva-ctrl-
chip_read	mx-sai_wm8960.so), 41
RTC - Real Time Clock, 116	ctrl_init
chip_write	SAI - Synchronous Audio Interface driver (deva-ctrl-
RTC - Real Time Clock, 116	mx-sai_wm8960.so), 42
chipio	ctrl_version
Chip interface, 62	SAI - Synchronous Audio Interface driver (deva-ctrl-
chn	mx-sai_wm8960.so), 42
imx_stream_dma, 171	
chnl_type	D
imx_stream_dma, 171	sdma_bd_cmd_and_status_s, 175
clk_pol	DMA, 68
imx_sai_xfer_config, 168	apbh_init, 68
close_external_clock	apbh_init_dma_channel, 68
RTC - Real Time Clock, 116	apbh_intr_wait, 68
	apbhint_thread, 69
cluster	dac_mute
_spare_t, 163	wm8960_context, 181
codec_mixer	dac_volume
WM8960 codec driver, 50	wm8960_context, 181
codec_set_rate	device_init
WM8960 codec driver, 51	CAN - Controller Area Network driver (dev-can-
Commands, 87	imx), 124
iswriting, 88	device_to_nfc
page_program, 88	Chip interface, 65
pd_release, 89	devio.h
read_cfg, 89	ETFS_META_SIZE_PER_SUBBLOCK, 206
read_erase_status, 89	spare_t, 207
read_from, 90	devio_eraseblk
read_ident, 90	ETFS low level driver (fs-etfs-imx-micron), 54
read_status, 90	devio_init
sector_erase, 91	ETFS low level driver (fs-etfs-imx-micron), 54
write_status, 91	devio_options
config	ETFS low level driver (fs-etfs-imx-micron), 55
imx_stream_pcm, 172	devio postcluster
create_blockErase_descriptor	ETFS low level driver (fs-etfs-imx-micron), 55
Chip interface, 62	devio readcluster
create device	ETFS low level driver (fs-etfs-imx-micron), 55
CAN - Controller Area Network driver (dev-can-	devio_readtrans
imx), 124	ETFS low level driver (fs-etfs-imx-micron), 56
create_readEcc_descriptor	devio_sync
Chip interface, 63	ETFS low level driver (fs-etfs-imx-micron), 56
create_readId_descriptor	dma
Chip interface, 63	imx_stream, 170
create_readRaw_descriptor	dma_blk_erase_t
Chip interface, 63	Chip interface, 62
create_readStatus2_descriptor	dma_programEcc_t
Chip interface, 63	Chip interface, 62
create_readStatus_descriptor	dma_programRaw_t
Chip interface, 64	Chip interface, 62
Only interiace, or	Omp interiace, 02

dma_read_id_device_t	imx_enable_interrupt, 21
Chip interface, 62	imx_enable_queue, 21
dma_read_status_t	imx_get_phy_addr, 22
Chip interface, 62	imx_init_phy, 22
dma_readEcc_device_t	imx_ioctl, 22
Chip interface, 62	imx_isr, 23
dma_readRaw_device_t	imx_mii_callback, 23
Chip interface, 62	imx_mii_read, 23
dma_reset_device_t	imx_mii_write, 24
Chip interface, 62	imx_output, 24
dma_xfer_regs	imx_process_interrupt, 24
sdma_ch_ctx_t, 178	imx_process_queue, 25
drain_check	imx_ptp_add_rx_timestamp, 25
Serial Asynchronous driver (devc-serial-imx), 128	imx_ptp_add_tx_timestamp, 26
dtor	imx_ptp_cal, 26
SDMA library (libdma-sdma-imx7x), 133	imx_ptp_get_cnt, 26
dump_mbuf	imx_ptp_get_rx_timestamp, 26
Ethernet driver for io-pkt (devnp-fec-imx.so), 19	imx_ptp_get_tx_timestamp, 27
DumpMAC	imx_ptp_ioctl, 27
Ethernet driver for io-pkt (devnp-fec-imx.so), 20	imx_ptp_is_eventmsg, 28
DumpPhy	imx_ptp_set_cnt, 28
Ethernet driver for io-pkt (devnp-fec-imx.so), 20	imx_ptp_set_compensation, 28
	imx_ptp_start, 29
E	imx_ptp_stop, 29
sdma_bd_cmd_and_status_s, 175	imx_receive, 29
ECC, 70	imx_rx_thread, 30
bch_get_ecc_status, 70	imx_rx_thread_quiesce, 30
bch_init, 70	imx_sabreauto_rework, 30
bch_intr_wait, 71	imx_set_multicast, 30
bch_set_erase_threshold, 71	imx_set_tx_bw, 30
bch_set_layout, 71	imx_setup_phy, 31
bchint_thread, 71	imx_speeduplex, 31
ETFS low level driver (fs-etfs-imx-micron), 53	imx_start, 31
devio_eraseblk, 54	imx_transmit_complete, 32
devio_init, 54	imx_tx, 32
devio_options, 55	imx_update_stats, 32
devio_postcluster, 55	event
devio_readcluster, 55	imx_stream_dma, 171
devio readtrans, 56	
devio sync, 56	event_num
ETFS_META_SIZE_PER_SUBBLOCK	imx_stream_dma, 171 ext_buf_paddr
devio.h, 206	sdma bd t, 176
edit	Suma_bu_t, 170
Serial Asynchronous driver (devc-serial-imx), 128	f3s qspi close
emmc	FFS3 low level driver (devf-qspi-imx), 75
_imx_ext, 159	f3s_qspi_erase
erasesig	FFS3 low level driver (devf-qspi-imx), 75
_spare_t, 163	f3s_qspi_ident
Ethernet driver for io-pkt (devnp-fec-imx.so), 17	FFS3 low level driver (devf-qspi-imx), 75
bsd_mii_initmedia, 19	f3s_qspi_open
bsd_mii_mediachange, 19	FFS3 low level driver (devf-qspi-imx), 76
bsd_mii_mediastatus, 19	
dump_mbuf, 19	f3s_qspi_page FFS3 low level driver (devf-qspi-imx), 76
•	
DumpMAC, 20	f3s_qspi_read
DumpPhy, 20	FFS3 low level driver (devf-qspi-imx), 76
imx_MDI_MonitorPhy, 23	f3s_qspi_reset
imx_bcm54220_phy_init, 20	FFS3 low level driver (devf-qspi-imx), 77
imx_clear_stats, 20	f3s_qspi_status
imx_detect, 20	FFS3 low level driver (devf-qspi-imx), 77

f3s_qspi_sync	hp_volume
FFS3 low level driver (devf-qspi-imx), 77	wm8960_context, 181
f3s_qspi_write	
FFS3 low level driver (devf-qspi-imx), 78	1
FFS3 low level driver (devf-qspi-imx), 73	sdma_bd_cmd_and_status_s, 175
f3s_qspi_close, 75	I2C - Inter-Integrated Circuit driver (i2c-imx), 93
f3s_qspi_erase, 75	find_best_ic, 94
f3s_qspi_ident, 75	i2c_master_getfuncs, 95
f3s_qspi_open, 76	imx_dev_t, 94
f3s_qspi_page, 76	imx_driver_info, 95
f3s_qspi_read, 76	imx_fini, 95
f3s_qspi_reset, 77	imx_i2c_reset, 96
f3s_qspi_status, 77	imx_init, 96
f3s_qspi_sync, 77	imx_options, 96
f3s_qspi_write, 78	imx_recv, 97
main, 78	imx_recvbyte, 97
fid	imx_send, 98
_spare_t, 163	imx_sendaddr10, 98
find_best_ic	imx_sendaddr7, 99
I2C - Inter-Integrated Circuit driver (i2c-imx), 94	imx_sendbyte, 99
Flash Controller, 80	imx_set_bus_speed, 99
IMX_QSPI_AMBA_BASE_ADDRESS, 82	imx_set_slave_addr, 100
imx_qspi_clear_fifo, 82	imx_version_info, 100
imx_qspi_close, 82	imx_wait_bus_not_busy, 101
imx_qspi_create_lut_record, 83	imx_wait_status, 101
imx_qspi_lock_lut, 83	query_hwi_device, 101
imx_qspi_open, 83	i2c_dev
imx_qspi_read_data, 83	imx_card, 164
imx_qspi_send_ip_cmd, 84	i2c_fd
imx_qspi_send_ip_nowait_cmd, 84	wm8960_context, 181
imx_qspi_setcfg, 84	i2c_freq_val
imx_qspi_unlock_lut, 85	_imx_dev, 156
imx_qspi_write_data, 85	i2c_master_getfuncs
imx_qspi_write_lut, 85	I2C - Inter-Integrated Circuit driver (i2c-imx), 95
int_thread, 86	i2c_num
qspi_intr_wait, 86	wm8960_context, 181
funcs	IMX_QSPI_AMBA_BASE_ADDRESS
imx_stream_pcm, 172	Flash Controller, 82
	IMX_SAI_ASYNC
g_reg	SAI - Synchronous Audio Interface driver (deva-ctrl-
sdma_ch_ctx_t, 178	mx-sai_wm8960.so), 41
get_dmafuncs	IMX_SAI_MASTER
SDMA library (libdma-sdma-imx7x), 133	SAI - Synchronous Audio Interface driver (deva-ctrl-
get_mx7srtc	mx-sai_wm8960.so), 41
RTC - Real Time Clock, 116	IMX_SAI_PROTOCOL_I2S
get_net	SAI - Synchronous Audio Interface driver (deva-ctrl-
RTC - Real Time Clock, 117	mx-sai_wm8960.so), 41
gpmi_set_busy_timeout	IMX_SAI_PROTOCOL_PCM
PIO, 72	SAI - Synchronous Audio Interface driver (deva-ctrl-
gpmi_soft_reset	mx-sai_wm8960.so), <mark>41</mark>
PIO, 72	IMX_SAI_SLAVE
	SAI - Synchronous Audio Interface driver (deva-ctrl-
Host controller interface, 108	mx-sai_wm8960.so), 41
imx_sdhcx_adma32_t, 108	IMX_SAI_SYNC_RX_WITH_TX
imx_sdhcx_dinit, 108	SAI - Synchronous Audio Interface driver (deva-ctrl-
imx_sdhcx_hc_t, 108	mx-sai_wm8960.so), 41
imx_sdhcx_init, 109	IMX_STREAM_ACQUIRE
hp_mute	SAI - Synchronous Audio Interface driver (deva-ctrl-
wm8960_context, 181	mx-sai_wm8960.so), 41

IMX_STREAM_GO	I2C - Inter-Integrated Circuit driver (i2c-imx), 95
SAI - Synchronous Audio Interface driver (deva-ctrl-	imx_get_phy_addr
mx-sai_wm8960.so), 41	Ethernet driver for io-pkt (devnp-fec-imx.so), 22
IMX_STREAM_STOP	imx_i2c_reset
SAI - Synchronous Audio Interface driver (deva-ctrl-	I2C - Inter-Integrated Circuit driver (i2c-imx), 96
mx-sai_wm8960.so), 41	imx_init
IPL - Initial Program Loader (ipl-imx-sabre), 113	I2C - Inter-Integrated Circuit driver (i2c-imx), 96
iid	imx_init_phy
_imx_dev, 156	Ethernet driver for io-pkt (devnp-fec-imx.so), 22
imx_MDI_MonitorPhy	imx_ioctl
Ethernet driver for io-pkt (devnp-fec-imx.so), 23	Ethernet driver for io-pkt (devnp-fec-imx.so), 22
imx_bcm54220_phy_init	imx_isr
Ethernet driver for io-pkt (devnp-fec-imx.so), 20	Ethernet driver for io-pkt (devnp-fec-imx.so), 23
imx_cap_pulse_hdlr	imx_mii_callback
SAI - Synchronous Audio Interface driver (deva-ctrl-	Ethernet driver for io-pkt (devnp-fec-imx.so), 23
mx-sai_wm8960.so), 42 imx_capabilities	imx_mii_read
SAI - Synchronous Audio Interface driver (deva-ctrl-	Ethernet driver for io-pkt (devnp-fec-imx.so), 23
mx-sai_wm8960.so), 43	
imx_capture_aquire	Ethernet driver for io-pkt (devnp-fec-imx.so), 24
SAI - Synchronous Audio Interface driver (deva-ctrl-	imx_options I2C - Inter-Integrated Circuit driver (i2c-imx), 96
mx-sai_wm8960.so), 43	imx otg fini
imx_capture_release	USB controller device mode mass storage mode
SAI - Synchronous Audio Interface driver (deva-ctrl-	<del>-</del>
mx-sai_wm8960.so), 43	imx_otg_init
imx_capture_trigger	USB controller device mode mass storage mode
SAI - Synchronous Audio Interface driver (deva-ctrl-	
mx-sai_wm8960.so), 44	imx_output
imx_card, 164	Ethernet driver for io-pkt (devnp-fec-imx.so), 24
i2c_dev, 164	imx_parse_commandline
lock, 164	SAI - Synchronous Audio Interface driver (deva-ctrl-
mixer, 165	mx-sai_wm8960.so), 44
mixeropts, 165	imx_play_pulse_hdlr
pcm, 165	SAI - Synchronous Audio Interface driver (deva-ctrl
sai, 165	mx-sai_wm8960.so), 44
sdmafuncs, 165	imx_playback_aquire
strm, 165	SAI - Synchronous Audio Interface driver (deva-ctrl
sys_clk, 165	mx-sai_wm8960.so), 45
imx_clear_stats	imx_playback_release
Ethernet driver for io-pkt (devnp-fec-imx.so), 20	SAI - Synchronous Audio Interface driver (deva-ctrl
imx_detect	mx-sai_wm8960.so), 45
Ethernet driver for io-pkt (devnp-fec-imx.so), 20	imx_playback_trigger
imx_dev_t	SAI - Synchronous Audio Interface driver (deva-ctrl
I2C - Inter-Integrated Circuit driver (i2c-imx), 94	mx-sai_wm8960.so), 45
imx_driver_info	imx_prepare
I2C - Inter-Integrated Circuit driver (i2c-imx), 95	SAI - Synchronous Audio Interface driver (deva-ctrl
imx_enable_interrupt	mx-sai_wm8960.so), 46
Ethernet driver for io-pkt (devnp-fec-imx.so), 21	imx_process_interrupt
imx_enable_queue	Ethernet driver for io-pkt (devnp-fec-imx.so), 24
Ethernet driver for io-pkt (devnp-fec-imx.so), 21	imx_process_queue
imx_ext_t	Ethernet driver for io-pkt (devnp-fec-imx.so), 25
Board specific interface, 106	imx_ptp_add_rx_timestamp
imx_extra_process_args_callout	Ethernet driver for io-pkt (devnp-fec-imx.so), 25
USB controller device mode mass storage mode	
DLL (devu-usbmass-imx-ci.so), 146	Ethernet driver for io-pkt (devnp-fec-imx.so), 26
imx_fc_qspi.h	imx_ptp_cal
imx_qspi_t, 214	Ethernet driver for io-pkt (devnp-fec-imx.so), 26
imx_fini	imx_ptp_get_cnt

Ethernet driver for io-pkt (devnp-fec-imx.so), 26	SAI - Synchronous Audio Interface driver (deva-ctrl-mx-sai_wm8960.so), 46
<pre>imx_ptp_get_rx_timestamp     Ethernet driver for io-pkt (devnp-fec-imx.so), 26</pre>	imx_sai_data, 166
imx_ptp_get_tx_timestamp	base, 167
Ethernet driver for io-pkt (devnp-fec-imx.so), 27	cfg, 167
imx_ptp_ioctl	reg, 167
Ethernet driver for io-pkt (devnp-fec-imx.so), 27	xfer_sync_mode, 167
imx_ptp_is_eventmsg	imx_sai_data_t
Ethernet driver for io-pkt (devnp-fec-imx.so), 28	SAI - Synchronous Audio Interface driver (deva-ctrl-
imx_ptp_set_cnt	mx-sai_wm8960.so), 40
Ethernet driver for io-pkt (devnp-fec-imx.so), 28	imx_sai_init
imx_ptp_set_compensation	SAI - Synchronous Audio Interface driver (deva-ctrl-
Ethernet driver for io-pkt (devnp-fec-imx.so), 28	mx-sai_wm8960.so), 46
imx_ptp_start	imx_sai_mode
Ethernet driver for io-pkt (devnp-fec-imx.so), 29	SAI - Synchronous Audio Interface driver (deva-ctrl-
imx_ptp_stop	mx-sai_wm8960.so), 41
Ethernet driver for io-pkt (devnp-fec-imx.so), 29	imx_sai_mode_t
imx_qspi_clear_fifo	SAI - Synchronous Audio Interface driver (deva-ctrl-
Flash Controller, 82	mx-sai_wm8960.so), 40
imx_qspi_close	imx_sai_protocol
Flash Controller, 82	SAI - Synchronous Audio Interface driver (deva-ctrl-
imx_qspi_create_lut_record	mx-sai_wm8960.so), 41
Flash Controller, 83	imx_sai_protocol_t
imx_qspi_lock_lut	SAI - Synchronous Audio Interface driver (deva-ctrl-
Flash Controller, 83	mx-sai_wm8960.so), 40
imx_qspi_lutx_t, 166	imx_sai_set_clock_rate
imx_qspi_open	SAI - Synchronous Audio Interface driver (deva-ctrl-
Flash Controller, 83	mx-sai_wm8960.so), 47
imx_qspi_read_data	imx_sai_sync_mode
Flash Controller, 83	SAI - Synchronous Audio Interface driver (deva-ctrl-
imx_qspi_send_ip_cmd	mx-sai_wm8960.so), 41
Flash Controller, 84	imx_sai_sync_mode_t SAI - Synchronous Audio Interface driver (deva-ctrl-
imx_qspi_send_ip_nowait_cmd	mx-sai_wm8960.so), 40
Flash Controller, 84	imx_sai_xfer_config, 167
imx_qspi_setcfg	bit_delay, 168
Flash Controller, 84	clk_pol, 168
imx_qspi_t	mode, 168
imx_fc_qspi.h, 214	msel, 168
imx_qspi_unlock_lut	nslots, 168
Flash Controller, 85	protocol, 168
imx_qspi_write_data	sample_rate, 168
Flash Controller, 85	sample_rate_max, 169
imx_qspi_write_lut	sample_rate_min, 169
Flash Controller, 85	sample_size, 169
imx_receive	sync_len, 169
Ethernet driver for io-pkt (devnp-fec-imx.so), 29	sync_pol, 169
imx_recv	voices, 169
I2C - Inter-Integrated Circuit driver (i2c-imx), 97	imx_sai_xfer_config_t
imx_recvbyte	SAI - Synchronous Audio Interface driver (deva-ctrl-
I2C - Inter-Integrated Circuit driver (i2c-imx), 97	mx-sai_wm8960.so), 40
imx_rx_thread	imx_sdhcx_adma32_t
Ethernet driver for io-pkt (devnp-fec-imx.so), 30	Host controller interface, 108
imx_rx_thread_quiesce	imx_sdhcx_dinit
Ethernet driver for io-pkt (devnp-fec-imx.so), 30	Host controller interface, 108
imx_sabreauto_rework	imx_sdhcx_hc_t
Ethernet driver for io-pkt (devnp-fec-imx.so), 30	Host controller interface, 108
imx_sai_config_default_protocol_flags	imx_sdhcx_init

Host controller interface, 109	imx_update_stats
imx_send	Ethernet driver for io-pkt (devnp-fec-imx.so), 32
I2C - Inter-Integrated Circuit driver (i2c-imx), 98	imx_version_info
imx_sendaddr10	I2C - Inter-Integrated Circuit driver (i2c-imx), 100
I2C - Inter-Integrated Circuit driver (i2c-imx), 98	imx_wait_bus_not_busy
imx_sendaddr7	I2C - Inter-Integrated Circuit driver (i2c-imx), 101
I2C - Inter-Integrated Circuit driver (i2c-imx), 99	imx_wait_status
imx_sendbyte	I2C - Inter-Integrated Circuit driver (i2c-imx), 101
I2C - Inter-Integrated Circuit driver (i2c-imx), 99	init_mx7srtc RTC - Real Time Clock, 117
imx_set_bus_speed I2C - Inter-Integrated Circuit driver (i2c-imx), 99	init_net
imx_set_multicast	RTC - Real Time Clock, 117
Ethernet driver for io-pkt (devnp-fec-imx.so), 30	input_clk
imx_set_slave_addr	_imx_dev, 156
I2C - Inter-Integrated Circuit driver (i2c-imx), 100	int_thread
imx_set_tx_bw	Flash Controller, 86
Ethernet driver for io-pkt (devnp-fec-imx.so), 30	intr
imx_setup_phy	_imx_dev, 156
Ethernet driver for io-pkt (devnp-fec-imx.so), 31	intrevent
imx_speeduplex	_imx_dev, 156
Ethernet driver for io-pkt (devnp-fec-imx.so), 31	irq_handler SDMA library (libdma-sdma-imx7x), 134
imx_start	is_dma_active
Ethernet driver for io-pkt (devnp-fec-imx.so), 31	Chip interface, 65
imx_stream, 170	iswriting
dma, 170 pcm, 170	Commands, 88
status, 170	,
imx_stream_dma, 170	L
buf, 171	sdma_bd_cmd_and_status_s, 175
chn, 171	load_external_clock
chnl_type, 171	RTC - Real Time Clock, 118 lock
event, 171	imx card, 164
event_num, 171	IIIIX_Card, 104
pulse, 171	main
imx_stream_dma_t	CAN - Controller Area Network driver (dev-can-
SAI - Synchronous Audio Interface driver (deva-ctrl-	imx), 124
mx-sai_wm8960.so), 40	FFS3 low level driver (devf-qspi-imx), 78
imx_stream_pcm, 172	RTC - Real Time Clock, 118
caps, 172 config, 172	Watchodog refresh utility (wdtkick), 36
funcs, 172	mclk
subchn, 173	wm8960_context, 181 mdriver_find_mbxid
imx_stream_pcm_t	CAN - Controller Area Network driver (dev-can-
SAI - Synchronous Audio Interface driver (deva-ctrl-	imx), 125
mx-sai_wm8960.so), 40	mdriver_init
imx_stream_status	CAN - Controller Area Network driver (dev-can-
SAI - Synchronous Audio Interface driver (deva-ctrl-	imx), 125
mx-sai_wm8960.so), 41	mdriver_init_data
imx_stream_status_t	CAN - Controller Area Network driver (dev-can-
SAI - Synchronous Audio Interface driver (deva-ctrl-	imx), 125
mx-sai_wm8960.so), 40	mdriver_print_data
imx_sync_flush USB controller device mode mass storage mode	CAN - Controller Area Network driver (dev-can- imx), 126
DLL (devu-usbmass-imx-ci.so), 147	microcode_info_t, 173
imx_transmit_complete	addr, 173
Ethernet driver for io-pkt (devnp-fec-imx.so), 32	p, 173
imx_tx	size, 173
Ethernet driver for io-pkt (devnp-fec-imx.so), 32	mixer

inerviewed 405	mal valance
imx_card, 165	pd_release
mixeropts	Commands, 89
imx_card, 165	physbase
mode	_imx_dev, 156
imx_sai_xfer_config, 168	protocol
msel	imx_sai_xfer_config, 168
imx_sai_xfer_config, 168	pulse
my_attach_pulse	imx stream dma, 171
SAI - Synchronous Audio Interface driver (deva-ctrl-	
mx-sai wm8960.so), 47	QNX startup program (startup-imx-sabre), 111
Serial Asynchronous driver (devc-serial-imx), 128	qspi_intr_wait
my_detach_pulse	Flash Controller, 86
• — —	query_clock_hw
SAI - Synchronous Audio Interface driver (deva-ctrl-	RTC - Real Time Clock, 119
mx-sai_wm8960.so), 47	
Serial Asynchronous driver (devc-serial-imx), 129	query_hwi_device
my_getsubopt	I2C - Inter-Integrated Circuit driver (i2c-imx), 101
Board specific interface, 106	Serial Asynchronous driver (devc-serial-imx), 129
my_pulse_struct, 174	D.
	R
NAND_DMA_WAIT4RDY_CMD	sdma_bd_cmd_and_status_s, 175
Chip interface, 61	RTC - Real Time Clock, 115
NAND DMA WAIT4RDY PIO	chip_read, 116
Chip interface, 61	chip_write, 116
nand_init	close_external_clock, 116
Chip interface, 65	get_mx7srtc, 116
nand_wait_busy	get_net, 117
Chip interface, 66	init_mx7srtc, 117
	init_net, 117
nclusters	load_external_clock, 118
_spare_t, 163	main, 118
nfc_to_device	
Chip interface, 66	query_clock_hw, 119
nocd	set_mx7srtc, 119
_imx_ext, 159	set_net, 119
nslots	ram_microcode_info
imx_sai_xfer_config, 168	sdma_scriptinfo_t, 179
	read_cfg
options	Commands, 89
Serial Asynchronous driver (devc-serial-imx), 129	read_erase_status
own_addr	Commands, 89
_imx_dev, 156	read_from
	Commands, 90
p	read_ident
microcode info t, 173	Commands, 90
PIO, 72	read_status
gpmi_set_busy_timeout, 72	Commands, 90
gpmi soft reset, 72	reg
paddr64	imx_sai_data, 167
sdma_shmem_t, 179	regbase
	_
page_program	_imx_dev, 157
Commands, 88	register_init
parse_channel_options	SDMA library (libdma-sdma-imx7x), 135
SDMA library (libdma-sdma-imx7x), 134	reglen
parse_init_options	_imx_dev, 157
SDMA library (libdma-sdma-imx7x), 134	regs
pc	wm8960_context, 182
sdma_ch_ctx_t, 178	Reserved_22
pcm	sdma_bd_cmd_and_status_s, 175
imx_card, 165	restart
imx_stream, 170	_imx_dev, 157

rs_pbase	parse_init_options, 134
_imx_ext, 159	register_init, 135
rs_pin	sdma_bd_cmd_and_status_t, 132
_imx_ext, 159	sdma_bytes_left, 135
run_dma	sdma_channel_attach, 135
Chip interface, 66	sdma_channel_info, 136
	sdma_channel_release, 136
SAI - Synchronous Audio Interface driver (deva-ctrl-mx-	sdma driver info, 136
sai_wm8960.so), <mark>37</mark>	sdma fini, 136
ctrl_destroy, 41	sdma_init, 137
ctrl_init, 42	sdma query channel, 137
ctrl version, 42	-·
IMX SAI ASYNC, 41	sdma_setup_xfer, 137
IMX SAI MASTER, 41	sdma_xfer_abort, 138
IMX SAI PROTOCOL I2S, 41	sdma_xfer_complete, 138
IMX_SAI_PROTOCOL_PCM, 41	sdma_xfer_start, 138
IMX SAI SLAVE, 41	sdmacmd_cmdch_create, 139
IMX_SAI_SYNC_RX_WITH_TX, 41	sdmacmd_cmdch_destroy, 139
	sdmacmd_ctx_config, 139
IMX_STREAM_ACQUIRE, 41	sdmacmd_ctx_load, 139
IMX_STREAM_GO, 41	sdmairg callback add, 140
IMX_STREAM_STOP, 41	sdmairg callback remove, 140
imx_cap_pulse_hdlr, 42	sdmairq_event_add, 140
imx_capabilities, 43	sdmairq_event_remove, 140
imx_capture_aquire, 43	·
imx_capture_release, 43	sdmairq_fini, 141
imx_capture_trigger, 44	sdmairq_init, 141
imx_parse_commandline, 44	sdmaram_script_load, 141
imx_play_pulse_hdlr, 44	sdmascript_lookup, 141
imx_playback_aquire, 45	sdmasync_ccb_paddr_get, 142
imx_playback_release, 45	sdmasync_ccb_ptr_get, 142
_, · ·	sdmasync_cmdmutex_get, 142
imx_playback_trigger, 45	sdmasync_fini, 142
imx_prepare, 46	sdmasync_init, 142
imx_sai_config_default_protocol_flags, 46	sdmasync_is_first_process, 143
imx_sai_data_t, 40	sdmasync_is_last_process, 143
imx_sai_init, 46	sdmasync_is_iast_process, 143 sdmasync libinit mutex get, 143
imx_sai_mode, 41	, – – –
imx_sai_mode_t, 40	sdmasync_process_cnt_decr, 143
imx_sai_protocol, 41	sdmasync_process_cnt_incr, 144
imx_sai_protocol_t, 40	sdmasync_regmutex_get, 144
imx_sai_set_clock_rate, 47	sai
imx_sai_sync_mode, 41	imx_card, 165
imx_sai_sync_mode_t, 40	sample_rate
imx_sai_xfer_config_t, 40	imx_sai_xfer_config, 168
imx_stream_dma_t, 40	wm8960_context, 182
:	sample rate max
imx_stream_pcm_t, 40	imx_sai_xfer_config, 169
imx_stream_status, 41	
imx_stream_status_t, 40	sample_rate_min
my_attach_pulse, 47	imx_sai_xfer_config, 169
my_detach_pulse, 47	sample_size
SD/eMMC driver (devb-sdmmc-imx), 105	imx_sai_xfer_config, 169
SDMA library (libdma-sdma-imx7x), 131	wm8960_context, 182
callback_reenable_descr, 133	scratch
chan_create, 133	sdma_ch_ctx_t, 178
chan_destroy, 133	script_addr_arr
ctor, 133	sdma_scriptinfo_t, 179
dtor, 133	sdma_bd_cmd_and_status_s, 174
get_dmafuncs, 133	C, 174
<del>-</del> —	
irq_handler, 134	COMMAND, 174
parse_channel_options, 134	D, 175

E, 175 I, 175	sdmafuncs imx_card, 165
L, 175	sdmairq_callback_add
R, 175	SDMA library (libdma-sdma-imx7x), 140
Reserved_22, 175	sdmairq_callback_remove
W, 176	SDMA library (libdma-sdma-imx7x), 140
sdma_bd_cmd_and_status_t	sdmairq_event_add
SDMA library (libdma-sdma-imx7x), 132	SDMA library (libdma-sdma-imx7x), 140
sdma_bd_t, 176	sdmairq_event_remove
buf_paddr, 176	SDMA library (libdma-sdma-imx7x), 140
ext_buf_paddr, 176	sdmairq_fini
sdma bytes left	SDMA library (libdma-sdma-imx7x), 141
SDMA library (libdma-sdma-imx7x), 135	sdmairq_init
sdma_ccb_t, 177	SDMA library (libdma-sdma-imx7x), 141
sdma_ccsb_t, 177 sdma_ch_ctx_t, 177	sdmaram_script_load
dma_xfer_regs, 178	SDMA library (libdma-sdma-imx7x), 141
g_reg, 178	sdmascript_lookup
pc, 178	SDMA library (libdma-sdma-imx7x), 141
scratch, 178	- · · · · · · · · · · · · · · · · · · ·
	sdmasync_ccb_paddr_get SDMA library (libdma-sdma-imx7x), 142
spc, 178 sdma_channel_attach	· ·
SDMA library (libdma-sdma-imx7x), 135	sdmasync_ccb_ptr_get SDMA library (libdma-sdma-imx7x), 142
sdma_channel_info	sdmasync_cmdmutex_get
SDMA library (libdma-sdma-imx7x), 136	SDMA library (libdma-sdma-imx7x), 142
sdma_channel_release	sdmasync_fini
SDMA library (libdma-sdma-imx7x), 136	SDMA library (libdma-sdma-imx7x), 142
sdma_driver_info	sdmasync_init
SDMA library (libdma-sdma-imx7x), 136	SDMA library (libdma-sdma-imx7x), 142
sdma_fini	sdmasync_is_first_process
SDMA library (libdma-sdma-imx7x), 136	SDMA library (libdma-sdma-imx7x), 143
sdma_iid	sdmasync_is_last_process
_imx_usdhcx_hc, 161	SDMA library (libdma-sdma-imx7x), 143
sdma_init	sdmasync_libinit_mutex_get
SDMA library (libdma-sdma-imx7x), 137	SDMA library (libdma-sdma-imx7x), 143
sdma_query_channel	sdmasync_process_cnt_decr
SDMA library (libdma-sdma-imx7x), 137	SDMA library (libdma-sdma-imx7x), 143
sdma_scriptinfo_t, 178	sdmasync_process_cnt_incr
ram_microcode_info, 179	SDMA library (libdma-sdma-imx7x), 144
script_addr_arr, 179	sdmasync_regmutex_get
sdma_setup_xfer	SDMA library (libdma-sdma-imx7x), 144
SDMA library (libdma-sdma-imx7x), 137	sector_erase
sdma_shmem_t, 179	Commands, 91
ccb_arr, 179	sequence
paddr64, 179	_spare_t, 163
sdma_xfer_abort	ser_stty
SDMA library (libdma-sdma-imx7x), 138	Serial Asynchronous driver (devc-serial-imx), 130
sdma_xfer_complete	Serial Asynchronous driver (devc-serial-imx), 127
SDMA library (libdma-sdma-imx7x), 138	drain_check, 128
sdma_xfer_start	edit, 128
SDMA library (libdma-sdma-imx7x), 138	my_attach_pulse, 128
sdmacmd_cmdch_create	my_detach_pulse, 129
SDMA library (libdma-sdma-imx7x), 139	options, 129
sdmacmd_cmdch_destroy	query_hwi_device, 129
SDMA library (libdma-sdma-imx7x), 139	ser_stty, 130
sdmacmd_ctx_config	tto, 130
SDMA library (libdma-sdma-imx7x), 139	set_mx7srtc
sdmacmd_ctx_load	RTC - Real Time Clock, 119
SDMA library (libdma-sdma-imx7x), 139	set_net

RTC - Real Time Clock, 119	src/hardware/devnp/imx/ptp.c, 199
set_port32	src/hardware/devnp/imx/receive.c, 199
CAN - Controller Area Network driver (dev-can-	src/hardware/devnp/imx/stats.c, 199
imx), 126	src/hardware/devnp/imx/transmit.c, 200
size	src/hardware/etfs/nand4096/imx-micron/apbh_dma.c,
microcode_info_t, 173	200
slave_addr	src/hardware/etfs/nand4096/imx-micron/apbh_dma.h,
_imx_dev, 157	201
slave_addr_fmt	src/hardware/etfs/nand4096/imx-micron/bch_ecc.c, 201
_imx_dev, 157	src/hardware/etfs/nand4096/imx-micron/bch_ecc.h, 202
spare_t	src/hardware/etfs/nand4096/imx-micron/chipio.c, 202
devio.h, 207	src/hardware/etfs/nand4096/imx-micron/chipio.h, 203
spc	src/hardware/etfs/nand4096/imx-micron/devio.c, 205
sdma_ch_ctx_t, 178	src/hardware/etfs/nand4096/imx-micron/devio.h, 206
speed	src/hardware/etfs/nand4096/imx-micron/dma_descriptor.
_imx_dev, 157	h, 207
spk mute	src/hardware/etfs/nand4096/imx-micron/gpmi_pio. ←
wm8960 context, 182	c, 208
spk_volume	src/hardware/etfs/nand4096/imx-micron/gpmi_pio. ←
wm8960_context, 182	h, 208
src/hardware/can/imx/canimx.c, 183	src/hardware/flash/boards/qspi-imx/arm/le.v7/variant.h,
src/hardware/can/imx/canimx.h, 184	187
src/hardware/can/imx/driver.c, 184	src/hardware/flash/boards/qspi-imx/f3s_qspi.h, 208
src/hardware/can/imx/mdriver.c, 184	src/hardware/flash/boards/qspi-imx/f3s qspi close.c,
src/hardware/can/imx/proto.h, 190	209
src/hardware/can/public/hw/imx_can.h, 185	src/hardware/flash/boards/qspi-imx/f3s_qspi_erase.c,
src/hardware/deva/ctrl/mx/imx_sai_dll.c, 185	209
src/hardware/deva/ctrl/mx/imx_sai_dll.h, 186	src/hardware/flash/boards/qspi-imx/f3s_qspi_ident.c,
src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_←	209
wm8960/variant.h, 187	src/hardware/flash/boards/qspi-imx/f3s_qspi_main.c,
src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_ \leftrightarrow	210
wm8960/wm8960.c, 188	src/hardware/flash/boards/qspi-imx/f3s_qspi_open.c,
src/hardware/deva/ctrl/mx/nto/arm/dll.le.v7.sai_←	210
wm8960/wm8960.h, 188	src/hardware/flash/boards/qspi-imx/f3s_qspi_page.c,
src/hardware/deva/ctrl/mx/proto.h, 189	210
src/hardware/deva/ctrl/mx/pulse.c, 191	src/hardware/flash/boards/qspi-imx/f3s_qspi_read.c,
src/hardware/devb/sdmmc/arm/imx.le.v7/bs.c, 191	210
src/hardware/devb/sdmmc/arm/imx.le.v7/bs.h, 192	src/hardware/flash/boards/qspi-imx/f3s_qspi_reset.c,
src/hardware/devb/sdmmc/sdiodi/hc/imx_hc.c, 192	211
src/hardware/devb/sdmmc/sdiodi/hc/imx_hc.h, 193	src/hardware/flash/boards/qspi-imx/f3s qspi status.c,
src/hardware/devc/serial/imx/externs.c, 193	211
src/hardware/devc/serial/imx/externs.h, 194	src/hardware/flash/boards/qspi-imx/f3s_qspi_sync.c,
src/hardware/devc/serial/imx/init.c, 218	211
src/hardware/devc/serial/imx/intr.c, 194	src/hardware/flash/boards/qspi-imx/f3s_qspi_write.c,
src/hardware/devc/serial/imx/main.c, 222	212
src/hardware/devc/serial/imx/options.c, 219	src/hardware/flash/boards/qspi-imx/imx_fc_qspi.c, 212
src/hardware/devc/serial/imx/proto.h, 190	src/hardware/flash/boards/qspi-imx/imx_fc_qspi.h, 213
src/hardware/devc/serial/imx/pulse.c, 191	src/hardware/flash/boards/qspi-imx/qspi_cmds.c, 215
src/hardware/devc/serial/imx/tedit.c, 194	src/hardware/flash/boards/qspi-imx/qspi_cmds.h, 215
src/hardware/devc/serial/imx/tto.c, 194	src/hardware/i2c/imx/bus_speed.c, 216
src/hardware/devnp/imx/bsd_media.c, 195	src/hardware/i2c/imx/common.c, 217
src/hardware/devnp/imx/detect.c, 195	src/hardware/i2c/imx/fini.c, 217
src/hardware/devnp/imx/devetl.c, 195	src/hardware/i2c/imx/info.c, 217
src/hardware/devnp/imx/event.c, 196	src/hardware/i2c/imx/init.c, 218
src/hardware/devnp/imx/fec_imx.c, 196	src/hardware/i2c/imx/lib.c, 219
src/hardware/devnp/imx/fec_imx.h, 196	src/hardware/i2c/imx/options.c, 219
src/hardware/devnp/imx/mii.c, 198	src/hardware/i2c/imx/proto.h, 189
src/hardware/devnp/imx/mil.c, 198	src/hardware/i2c/imx/recv.c, 220
5.5.1.5. arrai o, aortipinin/inalioaolio, 100	o. o,ai arrai o/i=o/iii//iToovio, ==o

src/hardware/i2c/imx/send.c, 220	codec_mixer, 50
src/hardware/i2c/imx/slave addr.c, 220	
<del>-</del> · · · ·	codec_set_rate, 51
src/hardware/i2c/imx/version.c, 221	WM8960_ANALOG_BIAS_THRESH, 50
src/hardware/i2c/imx/wait.c, 221	WM8960_AVDD, 50
src/hardware/support/wdtkick/main.c, 221	WM8960_SLAVE_ADDR, 50
src/lib/dma/sdma/api.c, 222	wm8960_context_t, 50
src/lib/dma/sdma/cmd.c, 222	WM8960_ANALOG_BIAS_THRESH
src/lib/dma/sdma/imx/microcode.h, 223	WM8960 codec driver, 50
src/lib/dma/sdma/imx/script.c, 223	WM8960_AVDD
src/lib/dma/sdma/init.c, 218	WM8960 codec driver, 50
src/lib/dma/sdma/irq.c, 223	WM8960_SLAVE_ADDR
src/lib/dma/sdma/sdma.h, 224	WM8960 codec driver, 50
src/lib/dma/sdma/sync.c, 225	Watchodog refresh utility (wdtkick), 35
src/utils/r/rtc/nto/arm/clk_mx7srtc.c, 225	main, 36
src/utils/r/rtc/nto/clk_net.c, 226	wm8960_context, 180
src/utils/r/rtc/nto/support.c, 226	adc_mute, 180
• •	adc volume, 180
src/utils/r/rtc/qnxrtc.c, 226	_ :
src/utils/r/rtc/rtc.h, 227	dac_mute, 181
status	dac_volume, 181
_spare_t, 163	hp_mute, 181
imx_stream, 170	hp_volume, 181
status2	i2c_fd, 181
_spare_t, 164	i2c_num, 181
strm	mclk, 181
imx card, 165	regs, 182
subchn	sample_rate, 182
imx_stream_pcm, 173	sample_size, 182
sync len	spk_mute, 182
imx_sai_xfer_config, 169	spk_volume, 182
<del>-</del>	use_dac_lrck, 182
sync_pol	
imx_sai_xfer_config, 169	wm8960_context_t
sys_clk	WM8960 codec driver, 50
imx_card, 165	wp_base
	_imx_ext, 160
tto	wp_pbase
Serial Asynchronous driver (devc-serial-imx), 130	_imx_ext, 160
	wp_pin
USB controller device mode mass storage mode DL←	_imx_ext, 160
L (devu-usbmass-imx-ci.so), 145	write status
imx_extra_process_args_callout, 146	Commands, 91
imx_otg_fini, 146	
imx_otg_init, 146	xfer_sync_mode
imx_sync_flush, 147	imx_sai_data, 167
USB controller host mode DLL (devu-ehci-mx28.so), 149	,
use_dac_lrck	
wm8960_context, 182	
v data ta but	
v_data_fs_buf	
_chipio_t, 153	
v_data_page_buf	
_chipio_t, 153	
vdd1_8	
_imx_ext, 159	
voices	
imx_sai_xfer_config, 169	
<del>-</del>	
W	
sdma_bd_cmd_and_status_s, 176	
WM8960 codec driver, 49	