Module 1

8086 Microprocessor

Memory Segmentation & Banking

8086 – Programmer's Model of 8086

BIU Registers		ES		Extra Segment
		CS		Code Segment
		SS		Stack Segment
		DS		Data Segment
		IP		Instruction Pointer
	AX	AH	AL	Accumulator
	BX	ВН	BL	Base Register
	CX	СН	CL	Count Register
EU Registers	DX	DH	DL	Data Register
		SP		Stack Pointer
		BP		Base Pointer
		SI		Source Index Register
		DI		Destination Index Register
		FL	AGS	

8086- Architecture - Memory Segmentation

Memory Segmentation means dividing the memory into logical segments.


8086- Architecture — Memory Segmentation

- 8086 has 20-bit address bus. ∴ can access 2²⁰
 memory locations i.e. 1 MB memory.
- Memory is divided into segments of max. size of 64
 KB each.
- The programmer can define various segments.
- In 8086 we can access only 4 memory segments at a time.

 Within the 1 MB of memory space the 8086/88 defines four 64Kbyte memory blocks called

- Code segment,
- Stack segment,
- Data segment,
- Extra segment.

Each of these blocks of memory is used differently by the processor.



Physical address

FFFFF H


Memory

Highest address

One way of positioning four 64k byte segments within the 1M byte memory space of an 8086

- 8086 has 4 16 bit registers
 - CS; DS; SS; ES to hold the base address of the segments.
- 8086 has 16 bit offset registers
 - IP, SP,BP,SI,DI to hold the offset address for each of the segments.


MEMORY SEGMENTATION IN 8086



8086 – Addressing Modes

Segment Registers

Offset Registers



Eg: SP register has offset address for the Stack
 Segment

SI holds the offset address for the Data Segment.

- Code Segment
 - This segment is used to hold the program instruction codes to be executed
 - ii. Instruction Fetch operation is performed on CS memory
 - iii. **CS** reg holds the **base** address
 - iv. IP reg holds the 16 bit offset address

- Data Segment.
 - This segment is used to store general data for the program
 - ii. It also holds **source operands** during string operations.
 - iii. **DS** reg holds the 16- bit **base** address
 - iv. **BX** reg holds the 16 bit **offset** address
 - V. SI reg holds the 16 bit offset address during String
 Operations

- Stack Segment.
 - This segment is used to store interrupt and subroutine return addresses.
 - ii. It holds the stack memory, which operates in LIFO manner.
 - iii. SS reg holds the 16- bit base address
 - iv. SP reg holds the 16 bit offset address of the Top of the Stack
 - BP reg holds the16 bit offset address during Random Access.

- Extra Segment
 - This segment is an extra data segment (often used for shared data).
 - ii. It is mainly used to hold the **destination** operands during **String Operations**
 - iii. ES reg holds the base address
 - iv. DI holds the 16 bit offset address during StringOperations

 Programs obtain access to code & data in the code segment & data segment by changing the segment register contents to point to the desired segments.

- All program instructions must be located in main memory – Code Segment
 - pointed to by the 16-bit CS register with
 - a 16-bit offset in the segment contained in the 16-bit instruction pointer (IP).

- The BIU computes the 20-bit physical address internally by the provided logical address (16-bit contents of CS and IP)
- It is done by logically shifting the contents of CS four bits to left and then adding the 16-bit contents of IP.
- In other words, the CS is multiplied by 16₁₀ or 10₁₆ by the BIU for computing the 20-bit physical address.

Physical Address = Segment Address x 10H+ IP

Eg:

if $[CS] = 348A_{16}$ & $[IP] = 4214_{16}$, then the 20-bit physical address generated by the BIU is as follows:

```
Four times logically shifted [CS] to left = 348A0_{16} + [IP] as offset = 4214_{16} = 20-bit physical address = 38AB4_{16}
```

The BIU always inserts four Zeros for the lowest 4-bits of the 20-bit starting address (physical) of a segment.


The 20-bit Physical address is often represented as,
 Segment Base : Offset

OR

• CS : IP
$$\longrightarrow$$
 [CS] = 348A₁₆ & [IP] = 4214₁₆

20 bit Physical address in DS

8086- Computation of Address



Advantages:

- Allow the programmer to access1Mb memory using 16 - bit address.
- It divides memory logically to store Instructions,
 Data & Stack separately.
- Permits a program and/or its data to be put into different areas of memory each time the program is executed.

Advantages:

- 4. Multitasking becomes easy.
- Segmentation is very useful for multi-user environment.
- 6. It provides powerful memory mangement mechanism.
- 7. Modular software design

Disadvantages:

 Although the total memory is 16* 64KB, at a time only 4* 64 KB memory can be accessed.

 Any memory location needs to be expressed using 2 registers- Base & Offset..


- 8086 has a 16-bit data bus ∴ it can access 16- bit data in one operation.
- But memory chips available are normally such that one memory location has 8 bit (1 byte).
- 1 Memory locations carries one byte- 8 bits.
- To access 16-bit data it needs to read 2 memory locations.

 If both memory locations are consecutive in the same memory chip then the address bus has to contain 2 addresses at the same time and hence require double time. This is impossible.

- Therefore to solve this problem, the memory of 8086 is divided into 2 banks.
- Each bank provides 1byte or 8bits.

 One bank contains all even addresses called "Even Bank".

 The other bank contains all odd addresses called "Odd Bank".



Odd Bank

- Also called as "Higher Bank"
- Address range

00001H

00003H

00005H

FFFFFH

Selected when BHE = 0

Even Bank

- Also called as "Lower Bank"
- Address Range

00000H


00002H

00004H

FFFFFH

• Selected when A0 =0

BHE	Α0	Operation	
0	0	R/w 16 – bit from both banks	
0	1	R/w 8 – bit from higher banks	
1	0	R/w 8 – bit from lower banks	
1	1	No Operation	



Thank You