INF01175 - NEANDER



Wellington M. Espindula





Descrição

O presente trabalho objetiva **implementar** e **testar** o processador hipotético, em VHDL, **NEANDER** descrito por WEBER (2012).




Fig. 1: Interface gráfica da implementação do simulador NEANDER. Fonte: https://2.bp.blogspot.com/-3pujEqBLpx0/WpdmOF8cZwl/AAAAAAAAAAAAFds/CWfopxkXKRoiipnxWmg0jMli 6V-S6NgCLcBGAs/s1600/2.jpq>




Referências

WEBER, R. F. Fundamentos de arquitetura de computadores. 4. ed. Porto Alegre: Bookman, 2012. 424 p. (Série Livros Didáticos Informática UFRGS, v. 8).



Construção - Datapath







Circuitos Combinacionais: Mux 2x1

Componente:

A output


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux2to1 is
  Generic (n : natural);
   Port ( A : in STD_LOGIC_VECTOR (n-1 downto 0);
          B : in STD_LOGIC_VECTOR (n-1 downto 0);
          sel : in STD_LOGIC;
          output : out STD_LOGIC_VECTOR (n-1 downto 0));
end mux2to1;
architecture Behavioral of mux2to1 is
begin
output <= A when sel = '0' else
         B when sel = '1' else
         (others => 'X');
end Behavioral;
```





Circuitos Combinacionais: ULA

Componente:



Cod	# (h)	Ор
000	0	ADD
001	1	AND
010	2	OR
011	3	NOT
100	4	В
110	6	SUB
111	7	XOR




```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity ula is
   Generic ( width: natural := 8);
   Port ( A : in STD LOGIC VECTOR (width-1 downto 0);
          B : in STD LOGIC VECTOR (width-1 downto 0);
          operation : in STD LOGIC VECTOR (2 downto 0);
          result : out STD_LOGIC_VECTOR (width-1 downto 0);
          overflow : out STD_LOGIC);
end ula;
architecture Behavioral of ula is
begin
process(A, B, operation) begin
case operation is
   when "000" => result <= STD LOGIC VECTOR(SIGNED(A) + SIGNED(B));
  when "001" => result <= (A AND B);
  when "010" => result <= (A OR B);
  when "011" => result <= NOT(A);
  when "100" => result <= B;
  when "110" => result <= STD LOGIC VECTOR(SIGNED(A) - SIGNED(B));
   when "111" => result <= (A XOR B);
   when others => result <= (others => 'X');
end case;
end process;
overflow <= '0'; -- not implemented
end Behavioral;
```





Circuitos Combinacionais: Decodificador

Componente:



Definição dos Comandos:

Código	# (h)	Instrução
0000	0	NOP
0001	1	STA
0010	2	LDA
0011	3	ADD
0100	4	OR
0101	5	AND
0110	6	NOT
0111	7	SUB
1000	8	JMP
1001	9	JN
1010	А	JZ
1011	В	XOR
1111	F	HLT







Circuitos Combinacionais: Decodificador

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity decod is
   Port ( A : in STD LOGIC VECTOR (3 downto 0);
          nop cmd : out STD LOGIC;
          sta cmd : out STD LOGIC;
          lda cmd : out STD LOGIC;
          add cmd : out STD LOGIC;
          sub cmd : out STD LOGIC;
          or_cmd : out STD_LOGIC;
          and cmd : out STD LOGIC;
         xor cmd : out STD LOGIC;
          not cmd : out STD LOGIC;
          jmp_cmd : out STD_LOGIC;
         jn cmd : out STD LOGIC;
         jz cmd : out STD LOGIC;
         hlt cmd : out STD LOGIC);
end decod;
```




```
architecture Behavioral of decod is
begin
process(A) begin
  nop cmd <= '0';
  sta_cmd <= '0';
  lda cmd <= '0';
  add cmd <= '0';
  sub cmd <= '0';
  or cmd <= '0';
  and cmd <= '0';
  xor cmd <= '0';
  not cmd <= '0';
  jmp cmd <= '0';</pre>
  jn cmd <= '0';
  jz cmd <= '0';
  hlt cmd <= '0';
  case A is
      when "0000" => nop cmd <= '1'; -- NOP
      when "0001" => sta cmd <= '1'; -- STA
      when "0010" => lda cmd <= '1'; -- LDA
      when "0011" => add cmd <= '1'; -- ADD
      when "0100" => or_cmd <= '1'; -- OR
      when "0101" => and cmd <= '1'; -- AND
       when "0110" => not cmd <= '1'; -- NOT
      when "0111" => sub cmd <= '1'; -- SUB
      when "1000" => jmp cmd <= '1'; -- JMP
      when "1001" => jn cmd <= '1'; -- JN
      when "1010" => jz cmd <= '1'; -- JZ
      when "1011" => xor cmd <= '1'; -- XOR
      when "1111" => hlt cmd <= '1'; -- HLT
      when others => null;
   end case:
end process;
end Behavioral;
```



Circuitos Sequenciais: Registrador

Componente:



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity reg is
   generic(n: natural := 8);
   Port ( clk : in STD LOGIC;
          reset : in STD_LOGIC;
          lr : in STD LOGIC;
          data_in : in STD_LOGIC_VECTOR (n-1 downto 0);
          data_out : out STD_LOGIC_VECTOR (n-1 downto 0));
end reg;
architecture Behavioral of reg is
signal output: STD_LOGIC_VECTOR (n-1 downto 0) := (others => '0');
begin
process(clk, reset, lr, data in) begin
   if (reset = '1') then
       output <= (others=>'0');
   elsif rising_edge(clk) then
       if (lr='1') then
           output <= data_in;</pre>
       end if;
   end if;
end process;
data out <= output;</pre>
end Behavioral;
```








Circuitos Sequenciais: Registrador NZ

Componente:




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity regNZ is
   Generic (n : natural := 8);
   Port ( A : in STD_LOGIC_VECTOR(n-1 downto 0);
          cargaNZ : in STD_LOGIC;
          clk : in STD_LOGIC;
          reset : in STD_LOGIC;
          out_n : out STD_LOGIC;
          out_z : out STD_LOGIC);
end regNZ;
architecture Behavioral of regNZ is
constant zero_cte : STD_LOGIC_VECTOR (n-1 downto 0) := (others => '0');
signal negative, zero : STD LOGIC;
signal vector_in_NZ : STD_LOGIC_VECTOR(1 downto 0);
signal vector_out_NZ : STD_LOGIC_VECTOR(1 downto 0);
begin
process(A) begin
   negative <= '0';</pre>
  zero <= '0';
   if (A = zero cte) then zero <= '1'; end if;
   if (A(n-1) = '1') then negative <= '1'; end if;
   vector_in_NZ <= negative & zero;</pre>
end process;
reg2bits : entity work.reg
   generic map ( n=> 2)
   Port map ( clk => clk,
          reset => reset,
          lr => cargaNZ,
          data_in => vector_in_NZ,
          data_out => vector_out_NZ);
out_n <= vector_out_NZ(1);
out_z <= vector_out_NZ(∅);
end Behavioral;
```





Circuitos Sequenciais: Contador

Componente:



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity PC is
   Generic (n : natural := 8);
   Port ( data_in : in STD_LOGIC_VECTOR (n-1 downto 0);
          carga pc : in STD_LOGIC;
          inc_pc : in STD_LOGIC;
          clk : in STD_LOGIC;
          reset : in STD LOGIC;
          data out : out STD LOGIC VECTOR (n-1 downto 0));
end PC;
architecture Behavioral of PC is
constant init const : std logic vector(7 downto 0) := (others => '0');
signal count : std logic vector(n-1 downto 0) := init const;
begin
process(clk, reset) begin
if (reset='1') then count <= init_const;</pre>
elsif rising edge(clk) then
   if carga_pc = '1' then count <= data_in;</pre>
   elsif inc pc = '1' then count <= std logic vector(unsigned(count)+1);</pre>
   else count <= count;</pre>
   end if;
end if;
end process;
data out <= count;</pre>
end Behavioral;
```





Datapath: VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity neander is
   Port ( clk : in STD_LOGIC;
           reset_ext : in STD_LOGIC;
           start : in STD_LOGIC;
           hlt : out STD LOGIC;
          -- suppressed debug signals
           );
end neander;
architecture Behavioral of neander is
COMPONENT blk_mem_gen_0
 PORT (
   clka : IN STD LOGIC;
  wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
  addra : IN STD LOGIC VECTOR(7 DOWNTO 0);
  dina : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
   douta : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
);
END COMPONENT;
signal reset : STD_LOGIC;
-- control unity signals
-- input signals
signal N, Z : STD LOGIC;
signal nop_cmd, sta_cmd, lda_cmd, add_cmd: STD_LOGIC;
signal sub_cmd, or_cmd, and_cmd, xor_cmd, not_cmd :
STD LOGIC;
signal jmp_cmd, jn_cmd, jz_cmd, hlt_cmd: STD_LOGIC;
```

```
--output signals
signal sel_mux : STD_LOGIC;
signal inc pc : STD LOGIC;
signal load_pc : STD_LOGIC;
signal load rem : STD LOGIC;
signal write_mem : STD_LOGIC_VECTOR(0 downto 0);
signal load_rdm : STD_LOGIC;
signal sel_ula : STD_LOGIC_VECTOR(2 downto 0);
signal load nz : STD LOGIC;
signal load ac : STD LOGIC;
signal load_ri : STD_LOGIC;
signal reset_int : STD_LOGIC;
signal hlt : STD LOGIC;
-- components inputs and outputs signals
signal out_pc : STD_LOGIC_VECTOR (7 downto 0);
signal out_mux : STD_LOGIC_VECTOR(7 downto 0);
signal out rem : STD LOGIC VECTOR(7 downto 0);
signal in_rdm : STD_LOGIC_VECTOR(7 downto 0);
signal sel_rdm : STD_LOGIC;
signal out_rdm : STD_LOGIC_VECTOR(7 downto 0);
signal out_mem : STD_LOGIC_VECTOR(7 downto 0);
signal opcode : STD_LOGIC_VECTOR(3 downto 0);
signal out ri : STD LOGIC VECTOR(7 downto 0);
signal out ac : STD LOGIC VECTOR(7 downto 0);
signal out_ula : STD_LOGIC_VECTOR(7 downto 0);
signal overflow_ula : STD_LOGIC;
begin
```





Datapath: VHDL

```
-- suppressed debug signals assignment
reset <= reset ext or reset int;
pc impl : entity work.PC
  Generic Map (n => 8)
  Port Map (clk => clk, reset => reset,
data_in=>out_rdm, inc_pc => inc_pc, carga_pc => load_pc,
data out => out pc):
mux : entity work.mux2to1
  Generic Map (n => 8)
   Port Map (A => out pc, B => out rdm, sel => sel mux,
output => out mux);
rem impl : entity work.reg
 Generic Map (n => 8)
  Port Map (clk => clk, reset => reset, lr => load rem,
data in => out mux, data out => out rem);
memory : blk mem gen 0
 PORT MAP (
   clka => clk,
  wea => write mem,
  addra => out rem,
  dina => out rdm,
  douta => out_mem
);
in rdm <= out mem when sel rdm = '0' else out ac when
sel rdm = '1' else out mem;
out_rdm <= in_rdm;</pre>
ri impl : entity work.reg
  Generic Map (n => 8)
   Port Map (clk => clk, reset => reset, lr => load ri,
data_in => out_rdm, data_out => out_ri);
```

```
opcode <= out_ri(7 downto 4);</pre>
decod impl : entity work.decod
   Port Map (A => opcode, nop_cmd => nop_cmd, sta_cmd =>
sta cmd, lda cmd => lda cmd, add cmd => add cmd, sub cmd =>
sub cmd, or cmd => or cmd, and cmd => and cmd, xor cmd =>
xor_cmd, not_cmd => not_cmd, jmp_cmd => jmp_cmd, jn_cmd =>
jn cmd, jz cmd => jz cmd, hlt cmd => hlt cmd);
ula : entity work.ula
   Generic Map (width => 8)
   Port Map (A => out_ac, B => out_rdm, operation => sel_ula,
result => out ula, overflow => overflow ula);
ac: entity work.reg
   Generic Map (n => 8)
   Port Map (clk => clk, reset => reset, lr => load_ac, data_in
=> out ula, data out => out ac);
regNZ impl : entity work.regNZ
   Generic Map (n => 8)
   Port Map ( A => out ula, cargaNZ => load nz, clk => clk,
reset \Rightarrow reset, out n \Rightarrow N, out z \Rightarrow Z);
uc : entity work.control unity
   Port Map ( clk => clk, reset => reset_int, start => start,
          --input signals
          N \Rightarrow N, Z \Rightarrow Z, nop cmd \Rightarrow nop cmd, sta cmd \Rightarrow
sta cmd, lda cmd => lda cmd, add cmd => add cmd, sub cmd =>
sub cmd, or cmd => or cmd, and cmd => and cmd, xor cmd =>
xor_cmd, not_cmd => not_cmd, jmp_cmd => jmp_cmd, jn_cmd =>
jn_cmd, jz_cmd => jz_cmd, hlt_cmd => hlt_cmd,
          --output
          sel mux => sel mux, sel rdm => sel rdm, inc pc =>
inc pc, load pc => load pc, load rem => load rem, write mem =>
write_mem, load_rdm => load_rdm, sel_ula => sel_ula, load_nz =>
load_nz,load_ac => load_ac, load_ri => load_ri, reset_registers
=> reset int, hlt => hlt);
end Behavioral:
```





Construção: Unidade de Controle

Diagrama de Tempos:

Tempo	STA	LDA	ADD	OR	AND	NOT
t0	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM
t1	Inc PC	Inc PC	Inc PC	Inc PC	Inc PC	Inc PC
t2	carga RI	carga RI	carga RI	carga RI	carga RI	carga RI
t3	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	UAL(NOT), carga AC, carga NZ, goto t0
t4	Inc PC	Inc PC	Inc PC	Inc PC	Inc PC	
t5	sel=1, carga REM	sel=1, carga REM	sel=1, carga REM	sel=1, carga REM	sel=1, carga REM	
t6		Espera leitura	Espera leitura	Espera leitura	Espera leitura	
t7	Write, goto t0	ULA(Y), carga AC, carga NZ, goto t0	ULA(ADD), carga AC, carga NZ, goto t0	ULA(OR), carga AC, carga NZ, goto t0	ULA(AND), carga AC, carga NZ, goto t0	







Construção: Unidade de Controle

Diagrama de Tempos:

Tempo	JMP	JN, N=1	JN, N=0	JZ, Z=1	JZ, Z=0	NOP	HLT
t0	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM	sel=0, carga REM
t1	Inc PC	Inc PC	Inc PC	Inc PC	Inc PC	Inc PC	Inc PC
t2	carga RI	carga RI	carga RI	carga RI	carga RI	carga RI	carga RI
t3	sel=0, carga REM	sel=0, carga REM	Inc PC, goto t0	sel=0, carga REM	Inc PC, goto t0	goto t0	Halt
t4	Espera leitura	Espera leitura		Espera leitura			
t5	carga PC, goto t0	carga PC, goto t0		carga PC, goto t0			
t6							
t7							





Unidade de Controle: VHDL

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity control unity is
   Port ( clk : in STD LOGIC;
          reset : in STD LOGIC;
          start : in STD LOGIC;
          N, Z: in STD_LOGIC;
          nop cmd, sta cmd, lda cmd, add cmd: in STD LOGIC;
          sub_cmd, or_cmd, and_cmd, xor_cmd, not_cmd : in
STD LOGIC;
          jmp_cmd, jn_cmd, jz_cmd, hlt_cmd: in STD_LOGIC;
         -- signals output
          sel mux : out STD LOGIC;
          sel rdm : out STD LOGIC;
          inc_pc : out STD_LOGIC;
          load_pc : out STD_LOGIC;
          load rem : out STD LOGIC;
          write_mem : out STD_LOGIC_VECTOR(0 downto 0);
          load rdm : out STD LOGIC;
          sel_ula : out STD_LOGIC_VECTOR (2 downto 0);
          load nz : out STD_LOGIC;
          load ac : out STD LOGIC;
          load ri : out STD LOGIC;
          reset registers : out STD LOGIC;
          hlt : out STD_LOGIC);
end control unity;
```

```
architecture Behavioral of control unity is
type t state is (t0, t1, t2, t3, t4, t5, t6, t7);
signal current_state, next_state : t_state;
constant ADD ULA : STD LOGIC VECTOR(2 downto 0) := "000";
constant AND ULA : STD LOGIC VECTOR(2 downto 0) := "001";
constant OR ULA : STD LOGIC VECTOR(2 downto 0) := "010";
constant NOT_ULA : STD_LOGIC_VECTOR(2 downto 0) := "011";
constant B ULA : STD LOGIC VECTOR(2 downto 0) := "100";
constant SUB ULA : STD LOGIC VECTOR(2 downto 0) := "110";
constant XOR ULA : STD LOGIC VECTOR(2 downto 0) := "111";
begin
-- State Reg
process(clk, reset) begin
  if reset='1' then
       current_state <= t0;</pre>
  elsif (RISING_EDGE(clk)) then
       current state <= next state;</pre>
  end if:
end process;
```





Unidade de Controle: VHDL - FSM (1)

when t3 = >

```
-- FSM
process(N, Z, nop_cmd, sta_cmd, lda_cmd, add_cmd, sub_cmd,
or_cmd, and_cmd, xor_cmd, not_cmd, jmp_cmd, jn_cmd, jz_cmd,
hlt cmd)
begin
   sel mux <= '0'; sel rdm <= '0'; inc pc <= '0'; -- zera regs
   load_pc <= '0'; load_rem <= '0'; write_mem <= "0";</pre>
   sel ula <= "000"; load nz <= '0'; load ac <= '0';
   load ri <= '0'; reset registers <= '0'; hlt <= '0';</pre>
   case current state is
       when t0 =>
           if (hlt cmd = '0' or start = '1') then
               sel mux <= '0';
               load rem <= '1';
               next state <= t1;</pre>
           elsif (hlt cmd = '1') then
               hlt <= '1';
           end if;
       when t1 =>
           inc pc <= '1';
           next_state <= t2;</pre>
       when t2 =>
           load ri <= '1';
           next state <= t3;</pre>
```

```
if (not_cmd = '1') then
                sel ula <= NOT ULA;
               load ac <= '1';</pre>
               load nz <= '1';
                next state <= t0;</pre>
           elsif ((jn\_cmd = '1' and N = '0') or
(iz cmd = '1' and Z = '0')) then
               inc pc <= '1';
               next state <= t0;</pre>
           elsif (nop cmd = '1') then
                next_state <= t0;</pre>
           elsif (hlt_cmd = '1') then
               hlt <= '1';
                next state <= t0;</pre>
           else
                sel_mux <= '0';
               load rem <= '1';
               next state <= t4;</pre>
           end if:
       when t4 =>
           if (sta cmd = '1' or lda cmd = '1' or
and cmd = '1' or cmd = '1' or xor cmd = '1'or
add cmd = '1' or sub cmd = '1') then
               inc pc <= '1';
           end if;
           next state <= t5;</pre>
       when t5 =>
           if (sta cmd = '1' or lda cmd = '1' or
and_cmd = '1' or or_cmd = '1' or xor_cmd = '1'or
add cmd = '1' or sub cmd = '1') then
               sel mux <= '1';
               load rem <= '1';
               next state <= t6;</pre>
           elsif (jmp_cmd = '1' or (jn_cmd = '1' and N
= '1') or (jz cmd = '1' and Z = '1')) then
               load pc <= '1';
               next state <= t0;</pre>
           end if;
```





Unidade de Controle: VHDL - FSM (2)

```
when t6 =>
            next_state <= t7;</pre>
      when t7 \Rightarrow if (sta cmd = '1') then
                 sel rdm <= '1';
                write mem <= "1";</pre>
            elsif (lda_cmd = '1') then
                 sel_ula <= B_ULA;</pre>
                load ac <= '1';</pre>
                load nz <= '1';
            elsif (and cmd = '1') then
                 sel_ula <= AND_ULA;
                load_ac <= '1';</pre>
                load nz <= '1';
            elsif (or_cmd = '1') then
                 sel ula <= OR ULA;
                load_ac <= '1';
                load nz <= '1';</pre>
            elsif (add cmd = '1') then
                 sel_ula <= ADD_ULA;</pre>
                load ac <= '1';</pre>
                load_nz <= '1';
            elsif (sub_cmd = '1') then
                 sel_ula <= SUB_ULA;</pre>
                load_ac <= '1';
                load nz <= '1';
            elsif (xor_cmd = '1') then
                 sel_ula <= XOR_ULA;</pre>
                load ac <= '1';
                load_nz <= '1';
            end if;
            next_state <= t0;</pre>
        when others =>
            reset_registers <= '1';</pre>
            next state <= t0;</pre>
   end case;
end process;
end Behavioral;
```





Testes

- Foram realizados testbenches unitários para os componentes internos (tb_pc, tb_ula, tb_reg, tb_regNZ)
- Por fim, com as memórias, realizei um testbench principal comparando os sinais com os sinais esperados dada a execução no simulador Hidra (modificado para suportar as instruções de SUB e XOR).





Testbench principal

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tb neander is
-- Port ();
end tb neander;
architecture Behavioral of tb neander is
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity tb neander is
-- Port ();
end tb neander;
architecture Behavioral of tb_neander is
constant clk period : time := 20ns;
signal clock, reset, start: STD_LOGIC;
--output signals
signal N, Z : STD LOGIC;
signal sel mux : STD LOGIC;
signal inc pc : STD LOGIC;
signal load_pc : STD_LOGIC;
signal load rem : STD LOGIC;
signal write mem : STD LOGIC;
signal load rdm : STD LOGIC;
signal sel_ula : STD_LOGIC_VECTOR(2 downto 0);
signal load_nz : STD_LOGIC;
signal load ac : STD LOGIC;
signal load ri : STD LOGIC;
signal reset int : STD LOGIC;
signal hlt : STD LOGIC;
```



```
---- components inputs and outputs signals
signal out pc : STD LOGIC VECTOR (7 downto 0);
signal out mux : STD LOGIC VECTOR(7 downto 0);
signal out rem : STD LOGIC VECTOR(7 downto 0);
signal in_rdm : STD_LOGIC_VECTOR(7 downto 0);
signal sel rdm : STD LOGIC;
signal out rdm : STD LOGIC VECTOR(7 downto 0);
signal out_mem : STD_LOGIC_VECTOR(7 downto 0);
signal opcode : STD LOGIC VECTOR(3 downto 0);
signal out_ri : STD_LOGIC_VECTOR(7 downto 0);
signal out ac : STD LOGIC VECTOR(7 downto 0);
signal out ula : STD LOGIC VECTOR(7 downto 0);
signal overflow ula : STD LOGIC;
begin
neander_debug : entity work.neander
    Port Map ( clk => clock, reset ext => reset,
           start => start, hlt => hlt,
           -- suppressed debugs assignments);
process begin
   clock <= '1';
   wait for clk period/2;
   clock <= '0';
   wait for clk period/2;
end process;
process begin
   reset <= '1';
   wait for clk_period;
  reset <= '0';
  start <= '1';
  wait for 3*clk period;
  reset <= '1';
  wait for clk_period;
  reset <= '0';
   wait for clk period
   start = '0'
   wait until hlt = '1';
   wait;
end process;
end Behavioral;
```



Programa 1: Descrição

```
2 ;; 1 .Soma de duas matrizes A e B 2x2 com dados de 8 bits
4 NOP
             ; carrega A[0]
6 LDA A
7 ADD B
              ; soma com B[0]
8 STA C
              ; armazena em C[0]
9
10 LDA A+1
              ; carrega A[1]
              ; soma com B[1]
11 ADD B+1
12 STA C+1
              ; armazena em C[1]
13
14 LDA A+2
              ; carrega A[2]
15 ADD B+2
              ; soma com B[2]
16 STA C+2
              ; armazena em C[2]
17
18 LDA A+3
              ; carrega A[3]
19 ADD B+3
              ; soma com B[3]
20 STA C+3
              ; armazena em C[3]
21
22 HLT
23
24 ORG 128
25 Zero:
         DB 0
26 Um:
         DB 1
27 Dois:
         DB 2
28 MenosUm: DB -1
29
30 A:
        DAB 1,2,3,4
        DAB 3,3,3,3
31 B:
32 C:
        DAB [4]
```



Programa 2: Descrição

```
2 ;; 2. Result (132d) = 5*Y-4*X
 4 NOP
 6 LDA input1
                 ; carrega X
7 ADD input1
                 ; soma X (2*X)
 8 ADD input1
                 ; soma X (3*X)
9 ADD input1
                 ; soma X (4*X)
10 STA input1X4
                  ; Armazena (4*X)
11 LDA input2
                  ; carrega Y
12 ADD input2
                  ; Soma Y...
13 ADD input2
14 ADD input2
15 ADD input2
16 STA input2X5
                 ; Armazena (5*Y)
17 SUB input1X4
                  ; subtrai (5*Y) - (4*X)
18 STA result2
                  : Armazena resultado
19 HLT
20
21 ORG 128
                          : Variaveis 2
22 input1:
                  DB 10
23 input2:
                  DB 20
24 input1X4:
                  DB 0
25 input2X5:
                  DB 0
26 result2:
                  DB 0
```





Programa 3: Descrição

```
2 ;; 3. Programa que calcule a paridade par de um número de 8 bits
6 LDA x
               ; Carrega X
7 AND mascara 8 ; Limpa todos os bits exceto o 8°
               ; Se 0 então, vai pra mascara do 7º bit
8 JZ masc7
                                                              52
9 LDA paridade_x ; Se != 0, carrega paridade_acumulada
10 XOR Um
              ; Xor 1
11 STA paridade_x ; Salva
13 masc7:
                ; Mesma coisa pro 7º bit
14 \text{ LDA} \times
15 AND mascara 7
16 JZ masc6
17 LDA paridade x
18 XOR Um
19 STA paridade x
21 masc6:
                ; Mesma coisa pro 6º bit
22 LDA x
23 AND mascara 6
24 JZ masc5
25 LDA paridade x
26 XOR Um
27 STA paridade_x
29 masc5:
                ; ... 5° bit
30 LDA x
31 AND mascara 5
32 JZ masc4
33 LDA paridade x
34 XOR Um
35 STA paridade x
37 masc4:
38 LDA x
39 AND mascara 4
40 JZ masc3
41 LDA paridade x
42 XOR Um
43 STA paridade x
```

```
45 masc3:
46 LDA X
47 AND mascara 3
48 JZ masc2
49 LDA paridade x
50 XOR Um
51 STA paridade_x
53 masc2:
54 LDA X
55 AND mascara 2
56 JZ masc1
57 LDA paridade x
58 XOR Um
59 STA paridade x
61 masc1:
62 LDA X
63 AND mascara 1
64 JZ fim prog3
65 LDA paridade x
66 XOR Um
67 STA paridade x
69 fim prog3:
70 LDA paridade x
71 HLT
73 ORG 128
74 Zero:
75 Um:
            DB 1
76 Dois:
            DB 2
77 MenosUm: DB -1
79 x:
                   DB 162
80 mascara 8:
                   DB H80
81 mascara 7:
                   DB H40
82 mascara 6:
                   DB H20
83 mascara_5:
                   DB H10
84 mascara_4:
                   DB H08
85 mascara 3:
                   DB H04
86 mascara 2:
                   DB H02
87 mascara 1:
                   DB H01
88 ORG 150
89 paridade_x:
                   DB 0
```



Programa 4: Descrição

```
2 ;; 4. Programa que enquanto selecao (132d) for positiva.
 3 11
         Se selecao for:
4 ;;
         O. Faz swapping de A (133d) e B (134d) e termina
 5 11
         1. Faz o swapping de NOT(A) e NOT (B) e termina
 7 NOP
 9 prog 4:
10 LDA sel 4
               ; Carrega selecao
11 JN fim
               ; se for negativo, termina
               ; Se for zero, faz op 0
12 JZ op 0
13 SUB Um
              ; Se for um, faz op 1
14 JZ op 1
               ; Caso contrário, volta pro início
15 JMP prog 4
16
17 op 0:
18 LDA a 4
               ; Carrega A
19 XOR b 4
               ; XOT B
20 STA xor_a_b
               ; Salva máscara de Swapping
21 LDA xor_a_b
               ; Carrega máscara
22 XOR b_4
               ; Mascara Xor B = A
23 STA b_4
               ; Salva no B
24 LDA xor a b
               ; Carrega Mascara
25 XOR a_4
               ; Mascara Xor A = B
               ; Salva no A
26 STA a_4
27 JMP fim
               ; Termina
28
29
30 op_1:
31 LDA a 4
                ; nega A
32 NOT
33 STA a 4
                ; nega B
34 LDA b 4
35 NOT
36 STA b 4
37 JMP op 0
                ; faz o swapping
38
39 fim:
40 HLT
42 ORG 128
43 Zero:
          DB 0
44 Um:
          DB 1
45 Dois:
          DB 2
46 MenosUm: DB -1
48 sel 4:
49 a 4:
                DB 33
50 b 4:
                DB 92
```




51 xor_a_b:

DB 0




Programa 1: Simulação sem atraso







Programa 1: Simulação com atraso











Programa 2: Simulação sem atraso




Programa 2: Simulação com atraso





Programa 3: Simulação sem atraso










Programa 3: Simulação com atraso








Programa 4: Simulação sem atraso







Programa 4: Simulação com atraso







Dados de área

FPGA device: xc7a12ticsg325-1L

Número de 4-LUTs: 65

Número de FFs: 36

Número de BRAM: 1x 18K BRAM

Número de MULT e ADD DSP: 0







Dados de tempo de execução

Programa	Número de Instruções	Tempo de execução (ciclos de clock)	Tempo de execução (ns)
Prog. 1 - Soma de Matrizes	14	103	2.060
Prog. 2 - 5*A-4*B	15	110	2.200
Prog. 3 - Paridade	50	257	5.140
Prog. 4 - Swapping (negado) com XOR	24	161	3.220





Instituto de Informática



Todos os códigos desta apresentação foram disponibilizados na íntegra no Github: https://github.com/WellingtonEspindula/INF01175-NEANDER>



