

注意

1. 一律將此檔轉成 PDF 檔繳交
2. 繳交期限為
3. 隔週三上午九點
4. 一人繳交一份
5. 檔名：學號_HW?.pdf
6. 檔名請按照作業檔名格式進行填寫
7. 未依照格式不予批改

2024/XX/XX

實驗四

姓名：黃文祺 學號：01057013

班級：資工 3A


E-mail：OOOOOOOOO

一、Encoder

■ 實驗說明:

■ 系統架構程式碼與程式碼說明

1. 以 50MHz 當作系統時脈
2. 輸入信號：enc，為輸入待測信號
3. 輸出數值：cnt_meas 為週期的計數（用 50MHz 計數）
4. enc 為有雜訊的信號，請先用 LPF 濾波後再計算



■ 系統架構程式碼與程式碼說明

DE0_CV:只有接主程式的線而已

```
DE0_CV.sv HW4_Encoder.sv Low_Pass_Filter_4ENC.sv PosedgeDetector.sv testbench.sv
58 // Structural coding
59 //=====
60
61
62
63 HW4_Encoder s1(
64     .clk_50M(CLOCK_50),
65     .rst(rst_n),
66     .synr_enc(),
67     .cnt_meas()
68 );
69
70
71
72 endmodule
73
74
```

Low_Pass_Filter_4ENC:和老師給的教材一樣

```
DE0_CV.sv HW4_Encoder.sv Low_Pass_Filter_4ENC.sv PosedgeDetector.sv testbench.sv
1 1. 我們使用 counter[12:0] 的 3 bits counter[2:0] 當成 單位LPF_threshold 為 0.01us x 8 = 0.08 us
2 2. 也就是說低於 LPF_threshold = r_LPF_threshold_enc X 0.08 us 的訊號變化都會被濾掉
3 3. 注意: 是信號high or Low 維持時間需 > LPF_threshold 才不會被濾掉。
4 module Low_Pass_Filter_4ENC
5 (
6     output logic sig_filter,
7     input signal,
8     input [13:0] r_LPF_threshold_enc, // Unit : 0.08us /// 2^3 = 8, r_LPF_threshold_enc=0 => By Pass
9     input clk,
10    input reset
11 );
12 // counter[12:0]
13 // clk = 100MHz 時 cycle time = 1/100M = 0.01 us
14 // LPF_threshold:
15 // 1. 我們使用 counter[12:0] 的 3 bits counter[2:0] 當成 單位LPF_threshold 為 0.01us x 8 = 0.08 us
16 // 2. 也就是說低於 LPF_threshold = r_LPF_threshold_enc X 0.08 us 的訊號變化都會被濾掉
17 // 3. 注意: 是信號high or Low 維持時間需 > LPF_threshold 才不會被濾掉。
18 // r_LPF_threshold_enc[9:0]:
19 // 1. If (r_LPF_threshold_enc[9:0] > 0) LPF_threshold = r_LPF_threshold_enc X 0.01024 ms
20 // 2. If (r_LPF_threshold_enc[9:0] = 0x000, it should be in Bypass.
21 //
22 //
23 //
24 //----- internal constants -----
25 parameter N = 13 ;
26
27 logic [N-1 : 0] counter; // timing regs
28 logic reset_counter;
29 logic LPF_threshold;
30 //assign counter
31 logic [4:0] q;
32 always @(posedge clk)
33 begin
34     if(~reset)
35     begin
36         q <= 2'b0;
37         sig_filter <= signal;
38         //sig_filter <= 0;
39         reset_counter <= 0;
40         LPF_threshold <= 0;
41     end
42     else
43     begin
44         q[4:0] <= (q[3:0], signal);
45         if (LPF_threshold) sig_filter <= q[4];
46         reset_counter <= q[1]^q[0];
47         //LPF_threshold <= (counter[N-1: 4] >= r_LPF_threshold_enc);
48         LPF_threshold <= (counter[N-1: 0] >= r_LPF_threshold_enc);
49     end
50 end
51
52 always @(posedge clk)
53 begin
54     if(~reset | reset_counter)
55         counter <= 0;
56     else
57         if (~counter[N-1]) counter <= counter + 1;
58     end
59 end
60
61 endmodule
62
```

HW4_Encoder:裡面有兩個 module 和上數計數器、cnt_dff、及 FSM

```
DE0_CV.sv HW4_Encoder.sv Low_Pass_Filter_4ENC.sv PosedgeDetector.sv testbench.sv
1 module HW4_Encoder(
2     input clk_50M,
3     input rst,
4     input synr_enc,
5     output reg [31:0] cnt_meas
6 );
7
8     logic enc_filter;
9     logic enc_pos;
10    logic [31:0] cnt;
11    logic rst_cnt, enable_cnt;
12    logic load_cnt;
13
14    // Low pass filter
15    Low_Pass_Filter_4ENC Lpf1(
16        .clk(clk_50M),
17        .reset(rst),
18        .signal(synr_enc),
19        .r_LPF_threshold_enc(200),
20        .sig_filter(enc_filter)
21    );
22
23    // positive edge detector
24    PosedgeDetector Pd1(
25        .clk_50M(clk_50M),
26        .rst(rst),
27        .enc_filter(enc_filter),
28        .enc_pos(enc_pos)
29    );
30
31    // up-counter
32    always_ff @(posedge clk_50M) begin
33        if(rst_cnt)
34            cnt <= 0;
35        else if(enable_cnt)
36            cnt <= cnt + 1;
37    end
38
39    // cnt_dff
40    always_ff @(posedge clk_50M) begin
41        if(!rst)
42            cnt_meas <= 0;
43        else if(load_cnt)
44            cnt_meas <= cnt;
45    end
46
47    //fsm state
48    typedef enum logic[1:0] {
49        START,
50        POSEDGE,
51        CNT
52    } state_t;
53
54    state_t ps, ns;
55
56    // fsm
57    always_ff @(posedge clk_50M) begin
58        if(!rst)
59            ps <= START;
60        else
61            ps <= ns;
62    end
63
64    always_comb begin
65        rst_cnt = 0;
66        load_cnt = 0;
67        enable_cnt = 0;
68        ns = ps;
69
70        case(ps)
71            START: begin
72                rst_cnt = 1;
73                ns = CNT;
74            end
75            CNT: begin
76                if(enc_pos)
77                    ns = POSEDGE;
78                else
79                    enable_cnt = 1;
80            end
81            POSEDGE: begin
82                load_cnt = 1;
83                rst_cnt = 1;
84                ns = CNT;
85            end
86        endcase
87    end
88 endmodule
```

PosedgeDetector:和投影片中的一樣

```
DE0_CV.sv HW4_Encoder.sv Low_Pass_Filter_4ENC.sv PosedgeDetector.sv testbench.sv
1 module PosedgeDetector(
2     input clk_50M,
3     input rst,
4     input enc_filter,
5     output reg enc_pos
6 );
7
8     logic s_signal;
9     logic d_signal;
10
11 // posedge of encoder
12 always_ff @(posedge clk_50M) begin
13     if (!rst) begin
14         s_signal <= 1;
15         d_signal <= 1;
16         enc_pos <= 0;
17     end else begin
18         {d_signal, s_signal} <= {s_signal, enc_filter};
19         enc_pos <= s_signal & ~d_signal;
20     end
21 end
22 endmodule
23
24
```

Testbench:除了接上主程式的線外，其他都沒變動


```
DE0_CV.sv HW4_Encoder.sv Low_Pass_Filter_4ENC.sv PosedgeDetector.sv testbench.sv
1 timescale 1ns/100ps
2 module testbench;
3
4     logic [7:0]w_q;
5     logic reset;
6     logic clk;
7     integer i;
8     logic enc;
9
10     logic [6:0]    HEX0;
11     logic [6:0]    HEX1;
12     logic [6:0]    HEX2;
13     logic [6:0]    HEX3;
14     logic [6:0]    HEX4;
15     logic [6:0]    HEX5;
16     logic [3:0]    KEY;
17     logic [9:0]    SW;
18     logic [9:0]    LEDR;
19
20     logic CLOCK_50;
21     logic rst_n;
22     logic d;
23 //接了主程式的線
24 HW4_Encoder s1(
25     .clk_50M(CLOCK_50),
26     .rst(rst_n),
27     .synr_enc(enc),
28     .cnt_meas(cnt_meas)
29 );
30
31 DE0_CV de0_cv1(
32
33     /////////// CLOCK ///////////
34     .CLOCK_50    (CLOCK_50),
35     .CLOCK2_50   (),
36     .CLOCK3_50   (),
37     .CLOCK4_50   (),
38
39     /////////// SEG7 ///////////
40     .HEX0(),
41     .HEX1(),
42     .HEX2(),
43     .HEX3(),
44     .HEX4(),
45     .HEX5(),
46
47     /////////// KEY ///////////
48     .KEY      (KEY),
49     .RESET_N  (rst_n),
50
51     /////////// LED ///////////
52     .LEDR     (LEDR),
53
54
55     /////////// SW ///////////
56     .SW       (SW)
57 );
58
59 //assign KEY[0] = rst_n;
60
61
62 task noise_gen; begin
63     for (i=0; i<25; i=i+1) begin
64         #100 enc = 0; //noise
65         #100 enc = 1;
66     end
67 end
68 endtask
69
70
71
72 always #10 CLOCK_50 = ~CLOCK_50;
73
74 always begin
75     noise_gen;
76
```

```

77
78
79     #10000 enc = 0;    // signal
80
81     noise_gen;
82
83     #10000 enc = 1;    // signal
84
85     noise_gen;
86
87     #20000 enc = 0;    // signal
88     #20000 enc = 1;
89     //
90     noise_gen;
91
92     #10000 enc = 0;    // signal
93
94     noise_gen;
95
96     #15000 enc = 1;    // signal
97
98     noise_gen;
99
100    #25000 enc = 0;    // signal
101    #27000 enc = 1;
102
103    end
104
105    initial begin
106        CLOCK_50 = 0;
107        rst_n = 0;
108        enc = 0;
109
110        #20 rst_n = 1;;
111        #500000 $stop;
112    end
113
114
115    endmodule

```

模擬結果與結果說明：



■ 結論與心得：

本來以為 demo 完成之後，作業概念就差不多沒問題了，但沒想到在接線上卻出了些小誤會，拉拉扯扯的檢查好久才處理好(>´ω`<).....

不過好在最後有在 deadline 前完成! (๑•̀ㅂ•́)و✧