

2024/XX/XX

實驗四

姓名: 黃文祺 學號: 01057013


班級:資工3A

E-mail: OOOOOOO

注意

- 1. 一律將此檔轉成 PDF 檔繳交
- 2. 繳交期限為
- 3. 隔週三上午九點
- 4. 一人繳交一份
- 5. 檔名:學號_HW?.pdf
- 6. 檔名請按照作業檔名格式進行填寫
- 7. 未依照格式不予批改

- → Encoder
- 實驗說明:
- 系統架構程式碼與程式碼說明
 - 1. 以 50MHz 當作系統時脈
 - 2. 輸入信號:enc, 為輸入待測信號
 - 3. 輸出數值: cnt_meas 為週期的計數(用 50MHz 計數)
 - 4. enc 為有雜訊的信號,請先用 LPF 濾波後再計算



■ 系統架構程式碼與程式碼說明

DE0_CV:只有接主程式的線而已

Low_Pass_Filter_4ENC:和老師給的教材一樣

```
V.sv 🗷 HW4_Encoder.sv 🗷 Low_Pass_Filter_4ENC.sv 🗷 PosedgeDetector.sv 🗷 testbench.sv 🗷
           //// for encoder
module Low_Pass_Filter_4ENC
output logic sig_filter,
                 input [13:0] r_LPF_threshold_enc, // Unit : 0.08us /// 2^3 = 8, r_LPF_threshold_enc=0 => By Pass
input clk,
                  input reset
         1. 我們使用 counter[12:0] 的 3 bits counter[2:0] 當成 單位LPF_threshold 為 0.01us x 8 = 0.08 us
2. 也就是說低於 LPF_threshold = r_LPF_threshold_enc X 0.08 us 的訊號變化都會被遮掉
3. 注意:是信號high or low 維持時間需 > LPF_threshold 才不會被遮掉。
           // 3. 注息:是信頼nigh or low 維持時間端 > LPF_threshold 才介育散海埠。
//
// r_LPF_threshold_enc[9:0]:
// 1. If (r_LPF_threshold_enc[9:0] > 0) LPF_threshold = r_LPF_threshold_enc X 0.01024 ms
// 2. If (r_LPF_threshold_enc[9:0] = 0x000, it should be in Bypass.
                 / -----
parameter N = 13 ;
                  logic reset_counter;
logic LPF_threshold;
                  //assign count
logic [4:0] q;
                 always @(posedge clk)
begin
if(~reset)
begin
                                         q
sig_filter
                                    begin
                                         q[4:0] <= {q[3:0], signal};
if (LPF_threshold) sig_filter <= q[4];
reset_counter <= q[1]^q[0];
                                                                       <= (counter[N-1: 4] >= r_LPF_threshold_enc);
<= (counter[N-1: 0] >= r_LPF_threshold_enc);
                  always @(posedge clk)
                                   counter <= 0;
            endmodule
```

HW4_Encoder:裡面有兩個 module 和上數計數器、cnt_dff、及 FSM

```
DEO_CV.sv 🗷 HW4_Encoder.sv 🗷 Low_Pass_Filter_4ENC.sv 🗷 PosedgeDetector.sv 🗷 testbench.sv 🗵
                 module HW4_Encoder(
input clk_50M,
input rst,
input synr_enc,
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 223 24 25 26 27 28 33 34 35 6 37 38
                      output reg [31:0] cnt_meas
                          logic enc_filter;
                          logic enc_pos;
logic [31:0] cnt;
                          logic rst_cnt, enable_cnt;
logic load_cnt;
                         low pass filter
Low_Pass_Filter_4ENC Lpf1(
.clk(clk_50M),
                                   .reset(rst),
.signal(synr_enc),
                                  .r_LPF_threshold_enc(200),
.sig_filter(enc_filter)
                  // positive edge detector
PosedgeDetector Pd1(
                                 sedgeDetector Pd1(
   .clk_50M(clk_50M),
   .rst(rst),
   .enc_filter(enc_filter),
   .enc_pos(enc_pos)
             // cnt_dff
always_ff @(posedge clk_50M) begin
   if(!rst)
    cnt_meas <= 0;
   else if(load_cnt)
        cnt_meas <= cnt;
end</pre>
39
40
41
42
43
44
45
51
52
53
54
55
56
61
62
63
64
66
67
71
72
73
74
75
                 //fsm state
  typedef enum logic[1:0] {
    START,
    POSEDGE,
    CNT
                          state_t ps, ns;
                 // fsm
always_ff @(posedge clk_50M) begin
if(!rst)
    ps <= START;</pre>
               end

always_comb begin
    rst_cnt = 0;
    load_cnt = 0;
    enable_cnt = 0;
    ns = ps;
                          ns
case(ps)
                                  start: begin
    rst_cnt = 1;
    ns = CNT;
                                end
CNT: begin
if(enc_pos)
ns = POSEDGE;
cnt = 1
76
77
78
79
80
81
82
83
84
85
                                 end
POSEDGE: begin
   load_cnt = 1;
   rst_cnt = 1;
   ns = CNT;
```

PosedgeDetector:和投影片中的一樣

Testbench:除了接上主程式的線外,其他都沒變動

```
`timescale 1ns/100ps
         module testhench:
              logic [7:0]w_q;
logic reset;
logic clk;
integer i;
              logic [6:0]
logic [6:0]
logic [6:0]
logic [6:0]
logic [6:0]
logic [6:0]
logic [3:0]
logic [9:0]
                                    HEX0
                                    HEX2;
                                    HEX4;
HEX5;
              logic CLOCK_50;
logic rst_n;
              logic d;
//接了主程式的線
              .cnt_meas(cnt_meas)
        DE0_CV de0_cv1(
              ///////// CLOCK ///////
.CLOCK_50 (CLOCK_50),
.CLOCK2_50 (),
.CLOCK3_50 (),
.CLOCK4_50 (),
               .HEX1(),
              ///////// KEY ////////
.KEY (KEY),
.RESET_N (rst_n),
               ////////////////////////.LEDR (LEDR),
              task noise_gen; begin


for (i=0; i<25; i=i+1) begin

#100 enc = 0; //noise

#100 enc = 1;
               always #10 CLOCK_50 = ~CLOCK_50;
```

```
113
114
115 endmodule
```

模擬結果與結果說明:



■ 結論與心得:

本來以為 demo 完成之後,作業概念就差不多沒問題了,但沒想到在接線上卻出了些小誤會,拉拉扯扯的檢查好久才處理好(>´ω`<)......
不過好在最後有在 deadline 前完成! (๑•□`ㅂ•□´)و♦