

## 2024/XX/XX

# 實驗十

姓名: 黃文祺 學號: 01057013

班級:資工3A

E-mail: OOOOOOO

# 注意

- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 隔週三上午九點
- 3. 一人繳交一份
- 4. 檔名:學號\_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改


#### **SPI Slave**

#### ■ 實驗說明:

- 1. 將 SPI Slave 結合 FIFO,並顯示其模擬圖。
- 2. SPI Slave 功能說明
  - 若位址最高位為 1,由 FIFO 讀寫資料。
  - 若位址最高位為 0,由 Register File 讀寫資料。
- 3. testbench.sv 會呼叫 DE0\_CV.sv, 請在 DE0\_CV.sv 中完成程式碼撰 寫。
- 4. DE0\_CV.sv 使用接腳:
  - CLOCK 50:50MHz的clk訊號。
  - RESET\_N: 系統 reset, 為 0 時重置系統。
  - GPIO\_0[0]:傳訊號進 SPI Slave 的 mosi。
  - GPIO\_0[1]:傳訊號進 SPI Slave 的 sclk。
  - GPIO\_0[2]:傳訊號進 SPI Slave 的 ssn。
  - GPIO 0[3]:接收 SPI Slave 的 miso 訊號。
- 5. SPI.sv 輸入:
  - clk (請將 DE0\_CV 的 CLOCK\_50,用 PLL 升至 100MHz)
  - mosi
  - sclk(testbench 已設定為 10MHz)
  - ssn
  - reset
- 6. SPI.sv 輸出:
  - miso

### ■ 波型圖參考

• 務必擷取到 get\_data 的波型



■ 系統架構程式碼與程式碼說明

截圖請善用 win+shift+S

spi\_rx.sv (這次主要只有改 Rx,所以就附就好)

```
input clk,
input rst,
input mosi,
input ssn,
3 4 5 6 7 8 9 10 11 12 13 14 15 6 17 18 19 20 12 22 24 25 26 27 8 3 3 3 3 4 3 5 6 3 7 8 9 40
                                      input sclk,
input tx_ack,
                                     output logic [7:0] addr,
output logic [15:0] data_r,
output logic read_en,
output logic write_en,
output logic tx_req
                             logic rx_finish;
                            // sclk_pos;
logic sclk_pos;
logic sclk_d_signal;
logic sclk_s_signal;
always_ff @(posedge clk) begin
   if(rst) begin
       sclk_s_signal <= 1'b1;
       sclk_d_signal <= 1'b1;
       sclk_pos <= 1'b0;
   end</pre>
                                      end
else begin

{sclk_d_signal, sclk_s_signal} <= {sclk_s_signal, sclk};
sclk_pos <= ~sclk_d_signal & sclk_s_signal;
                             // ssn_neg
logic ssn_d_signal;
                            logic ssn_s_signal;
logic ssn_neg;
41
42
43
44
                            always_ff @(posedge clk) begin
   if(rst) begin
      ssn_s_signal <= 1'b1;
      ssn_d_signal <= 1'b1;
      ssn_neg <= 1'b0;</pre>
45
46
47
48
49
50
51
52
53
54
55
56
57
58
60
61
62
63
64
65
66
67
68
                                     ssn_neg
end
else begin
{ssn_d_signal, ssn_s_signal} <= {ssn_s_signal, ssn};
ssn_neg <= ssn_d_signal & ~ssn_s_signal;
,</pre>
                             //shift register
logic rst_shift_regs;
logic [15:0] shift_data;
                             //receive data counter
logic rst_data_cnt;
logic load_data_cnt;
logic [15:0] rcv_data_cnt;
69
70
71
72
73
```

```
76
77
78
79
80
81
                            //reg
logic load_addr;
logic load_cmd;
logic load_data;
logic command;
                             logic [15:0] data;
                            always_ff @(posedge clk) begin
   if(rst) begin
                                       data <= 0;
addr <= 0;
88
99
91
92
93
94
95
96
                                             command <= 0;
                                    command <= 0;
end
else if(load_addr) addr <= shift_data[7:0];
else if(load_cmd) command <= shift_data[7];
else if(load_data) data <= shift_data[15:0];
                            //register_file
logic [15:0] data_reg;
logic [15:0] reg_file [255:0];
98
99
                            always_ff @(posedge clk) begin
  if(write_en) reg_file[addr] <= data;
  if(read_en) data_reg <= reg_file[addr];</pre>
100
101
102
103
104
105
106
107
108
                            logic wrreq;
logic rdreq;
logic wrreq_neg;
logic rdreq_neg;
109
110
                            logic almost_empty;
logic [15:0] read_data_fifo;
logic [15:0] usedw;
logic [15:0] write_data_neg;
115
116
117
118
                            119
120
                                             wrreq_neg <= 0;
rdreq_neg <= 0;
                                    rdreq_neg <= 0;
end
else begin
write_data_neg <= data;
wrreq_neg <= wrreq;
rdreq_neg <= rdreq;
end
125
126
127
128
                            end
129
130
                                     .clock(clk),
.data(write_data_neg),
.rdreq(rdreq_neg),
.sclr(rst),
135
136
137
138
                                     .wrreq(wreq_neg),
.almost_empty(almost_empty),
.empty(empty),
.full(full),
139
140
                                     .q(read_data_fifo),
.usedw(usedw)
143
144
                             assign data_r = addr[7] ? read_data_fifo : data_reg;
                            typedef enum {
    INIT,
    START_SPI_RX,
    RECEIVE_ADDRESS,
145
146
147
148
149
150
151
152
                                     DUMMY,
CHECK_COMMAND,
                                     TX_REQ,
                                    RECEIVE_DATA,
WRITE
153
154
155
156
157
158
159
160
                            always_ff @(posedge clk)
  if(rst) ps <= INIT;
  else    ps <= ns;</pre>
```


```
always_comb begin
    rst_data_cnt = 0;
    rst_shift_regs = 0;
    load_data_cnt = 0;
 164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
                                                load_addr = 0;
load_cmd = 0;
load_data = 0;
                                               write_en = 0;
rx_finish = 0;
                                                read_en = 0;
tx_req = 0;
                                               wrreq = 0;
rdreq = 0;
182
183
184
185
                                                          INIT: begin
    ns = START_SPI_RX;
end
186
187
188
189
                                                           START_SPI_RX: begin
if(ssn_neg) begin
rst_data_cnt = 1;
rst_shift_regs = 1;
ns = RECEIVE_ADDRESS;
190
191
192
193
194
195
196
230
231
232
233
234
235
236
237
                                                          RECEIVE_DATA: begin
if(rcv_data_cnt >= 16) begin
load_data = 1;
rst_data_cnt = 1;
ns = WRITE;
end
load_data_cnt = 1;
238
239
240
241
242
243
244
245
                                                          WRITE: begin
if(addr[7]) wrreq = 1;
else write_en = 1;
                                                           FINISH: begin

rx_finish = 1;

ns = INIT;

end
246
247
248
249
250
251
252
253
254
255
256
197
                          endmodule
                                                        RECEIVE_ADDRESS: begin
   if(rcv_data_cnt >= 8) begin
      load_addr = 1;
      ns = DUMMY;
   end
   load_data_cnt = 1;
end
198
199
200
201
202
203
204
205
206
207
                                                          DUMMY: begin
  if(rcv_data_cnt >= 16) begin
    load_cmd = 1;
    rst_data_cnt = 1;
    ns = CHECK_COMMAND;
208
209
210
211
212
213
214
215
216
217
218
219
                                                                     end
load_data_cnt = 1;
                                                           220
221
222
223
                                                           TX_REQ: begin
   tx_req = 1;
   ns = FINISH;
```

#### ■ 模擬結果與結果說明:



### ■ 結論與心得:

這次作業一開始覺得應該只是個模組而已,應該不會太難,但沒想到在做的時候有些理解錯誤,以為要調整 register file,所以弄得亂七八糟,好險每次都會把作業備份,重新理解後再接線就沒甚麼問題了!