

2024/XX/XX

實驗八

姓名: 黃文祺 學號: 01057013

班級:資工3A

E-mail: OOOOOOO

注意

- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 隔週三上午九點
- 3. 一人繳交一份
- 4. 檔名:學號_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

SPI Slave Reciever


■ 實驗說明:

- 1. 寫出 SPI Slave Reciever,並顯示其模擬圖。
- 2. testbench.sv 會呼叫 DE0_CV.sv, 請在 DE0_CV.sv 中完成程式碼撰 寫。
- 3. DE0_CV.sv 使用接腳:
 - CLOCK_50:50MHz的clk訊號。
 - RESET_N:系統 reset,為 0 時重置系統。
 - GPIO_0[0]:傳訊號進 SPI Slave 的 mosi。
 - GPIO_0[1]:傳訊號進 SPI Slave 的 sclk。
 - GPIO_0[2]: 傳訊號進 SPI Slave 的 ssn。
 - GPIO_0[3]:接收 SPI Slave 的 miso 訊號。
- 4. SPI rx.sv 輸入:
 - clk (請將 DE0_CV 的 CLOCK_50,用 PLL 升至 100MHz)
 - mosi
 - sclk(testbench 已設定為 10MHz)
 - ssn
 - reset

5. 輸出:

- address [7:0]
- data [15:0]
- read_en
- write_en
- tx_req

■ 波型圖參考



■ 系統架構程式碼與程式碼說明

截圖請善用 win+shift+S

SPI_rx.sv:

```
C:\Users\user\Desktop\DE0_CV_SPI\design\SPI_rx.sv - Notepad++
||QQ||●Q||③ □ ||☴ ¶ 두 (/) M 🖺 fx 모중 | 💿 🗆 🗁 🕪 局
   SPI_rx.sv 🗵
          module SPI_rx(
               input
               input
                                        sclk,
                                                           //10MHz
               input
input
               output logic [7:0] address output logic [15:0] data,
                                       address,
               output logic
output logic
                                       read_en,
                                       write en,
               output logic
                                       tx_req
               logic s_signal_ssn;
               logic s_signal_sclk;
logic d_signal_sclk;
               logic ssn_negedge;
               logic sclk_posedge;
               logic cnt_rst;
               logic addr_load;
               logic command_load;
               logic pkg_complete;
               logic rx_finish;
               logic [15:0] shift_data;
logic [31:0] receive_bit_counter;
logic [15:0] read_data;
logic [15:0] write_data;
               logic [15:0] reg_file [255:0];
               typedef enum {INIT, START, RECEIVE_ADDR, RECEIVE_COMMAND, PKG_COMPLETE, CHK_COMMAND, RECEIVE_DATA, TX_REQ, WRITE, FINISH
               } rx_state;
               rx_state SPI_rx_ps, SPI_rx_ns;
          //ssn negedge detector
          always_ff @(posedge clk or posedge rst) begin
               if(rst) begin
                  s_signal_ssn <= 1;
d_signal_ssn <= 1;
                   {d_signal_ssn, s_signal_ssn} <= {s_signal_ssn, ssn};
ssn_negedge <= ~s_signal_ssn & d_signal_ssn;
               end
          //sclk posedge detector
always_ff @(posedge clk or posedge rst) begin
               if(rst) begin
                   s_signal_sclk <= 1;
d_signal_sclk <= 1;
                   sclk_posedge <= 0;
               end
               else begin
                    {d_signal_sclk, s_signal_sclk} <= {s_signal_sclk, sclk};
                    sclk_posedge <= s_signal_sclk & ~d_signal_sclk;
          //left shift register
          always_ff@ (posedge clk or posedge rst) begin
               if (rst|ssn) begin
    shift_data[15:0] <= 0;</pre>
               else if(sclk_posedge) begin
    shift_data[15:0] <= {shift_data[14:0], mosi};</pre>
         //receive package shift counter
always_ff@ (posedge clk or posedge rst) begin
    if(rst | cnt_rst| ssn) begin
    receive_bit_counter[31:0] <= 0;</pre>
               else if(sclk_posedge) begin
                   receive_bit_counter <= receive_bit_counter + 1;</pre>
```


```
//receive addr of package
always_ff@ (posedge clk or posedge rst) begin
   if(rst) begin
   address <= 8'h00;</pre>
 89
90
                     else if(addr_load) begin
  address <= shift_data[7:0];</pre>
              //receive command of package
always_ff@ (posedge clk or posedge rst) begin
   if(rst) begin
   command <= 1'bx;</pre>
99
100
                    else if(command_load) begin
     command <= shift_data[0];
end</pre>
104
106
107
              //access data in register file
always_ff@ (posedge clk or posedge rst) begin
if(rst) begin
write_data <= 16'h0000;
read_data <= 16'h0000;
data <= 16'h0000;
                      end
                      else if(write_en) begin
                            write_data <= shift_data[15:0];
reg_file[address] <= shift_data[15:0];
data <= shift_data[15:0];</pre>
                     else if(read_en) begin
    read_data <= reg_file[address];
    //data <= reg_file[address];</pre>
123
124
               end
               always_ff@ (posedge clk or posedge rst) begin
if(rst|ssn) begin
SPI_rx_ps <= INIT;
126
127
                     else begin
SPI_rx_ps <= SPI_rx_ns;
133
134
135
136
               end
              //controller
always_comb begin
read_en =
                                          = 0;
= 0;
= 0;
= 0;
= 0;
                      write_en
                     tx_req
cnt_rst
                     command_load = 0;
pkg_complete = 0;
rx_finish = 0;
142
143
146
                      case(SPI_rx_ps)
149
150
                            INIT: begin
SPI_rx_ns = START;
152
153
                             START: begin
if(ssn_negedge) begin
155
156
                                        cnt_rst = 1;
SPI_rx_ns = RECEIVE_ADDR;
159
160
                             RECEIVE_ADDR: begin
if(receive_bit_counter == 8) begin
162
163
                                           addr_load = 1;
                                   if(receive_bit_counter >= 8) begin
    SPI_rx_ns = RECEIVE_COMMAND;
165
166
167
168
169
                                    end
                             RECEIVE_COMMAND: begin
if(receive_bit_counter == 9) begin
170
171
172
173
                                           command_load = 1;
                                    if(receive_bit_counter >= 16) begin
174
175
176
                                            SPI_rx_ns = PKG_COMPLETE;
```

```
cnt_rst = 1;
pkg_complete = 1;
SPI_rx_ns = CHK_COMMAND;
179
180
183
184
                          CHK_COMMAND: begin
                                if(command) begin
                                SPI_rx_ns = TX_REQ;
end
else begin
186
187
189
190
191
                                      SPI_rx_ns = RECEIVE_DATA;
192
193
194
195
                          RECEIVE_DATA: begin
   if(receive_bit_counter >= 16) begin
        SPI_rx_ns = WRITE;
196
197
199
200
201
                          TX_REQ: begin
                               tx_req = 1;
read_en = 1;
                                SPI_rx_ns = FINISH;
203
204
                         WRITE: begin
write_en = 1;
SPI_rx_ns = FINISH;
206
207
209
210
                         FINISH: begin
rx_finish = 1;
SPI_rx_ns = INIT;
214
215
216
                   endcase
```

DE0_CV.sv: 使用接腳

```
SPI_rx.sv ■ DE0_CV.sv ■
            // Structural coding
                              = GPIO_0[0];
= GPIO_0[1];
= GPIO_0[2];
= miso;
             assign mosi
assign sclk
assign ssn
             assign GPIO_0[3]
                                  = miso;
= data_debug;
             assign LEDR
             /*請使用PLL IP
輸入:CLOCK_50
輸出:CLK_100MHz
                 .refclk(CLOCK_50),
.rst(~RESET_N),
.outclk_0(CLK_100MHz),
                  .locked()
                                   (miso),
(data_debug),
                  .data_debug
                                       (sclk),
(ssn),
(CLK_100MHz),
                                       (~RESET_N)
                  .reset
```

■ 模擬結果與結果說明:



■ 結論與心得:

這次作業跟之前 rs232 最不一樣的地方是同步與非同步的差異,然後還有複習了之前 pll 的頻率改變,上次上課遲到了一個半小時,有些東西沒聽到,回來才跟同學一起討論,討論前自己看 ppt,有些東西自己看真的看不太懂,尤其是 ssn 和 sclk,不過後來理解後大概就 ok 了,