

2024/XX/XX

# 實驗八

姓名：黃文祺      學號：01057013

班級：資工 3A

E-mail：OOOOOOOOO

## 注意

---


1. 繳交時一律轉 PDF 檔
2. 繳交期限為  
隔週三上午九點
3. 一人繳交一份
4. 檔名：學號\_HW?.pdf  
檔名請按照作業檔名格式進行填寫  
未依照格式不予批改

## SPI Slave Reciever

### ■ 實驗說明：

1. 寫出 SPI Slave Reciever，並顯示其模擬圖。
2. testbench.sv 會呼叫 DE0\_CV.sv，請在 DE0\_CV.sv 中完成程式碼撰寫。
3. DE0\_CV.sv 使用接腳：
  - CLOCK\_50：50MHz 的 clk 訊號。
  - RESET\_N：系統 reset，為 0 時重置系統。
  - GPIO\_0[0]：傳訊號進 SPI Slave 的 mosi。
  - GPIO\_0[1]：傳訊號進 SPI Slave 的 sclk。
  - GPIO\_0[2]：傳訊號進 SPI Slave 的 ssn。
  - GPIO\_0[3]：接收 SPI Slave 的 miso 訊號。
4. SPI\_rx.sv 輸入：
  - clk (請將 DE0\_CV 的 CLOCK\_50，用 PLL 升至 100MHz)
  - mosi
  - sclk(testbench 已設定為 10MHz)
  - ssn
  - reset
5. 輸出：
  - address [7:0]
  - data [15:0]
  - read\_en
  - write\_en
  - tx\_req

■ 波型圖參考



## ■ 系統架構程式碼與程式碼說明

截圖請善用 win+shift+S

SPI\_rx.sv:

```
C:\Users\user\Desktop\DE0_CV_SPI\design\SPI_rx.sv - Notepad++
檔案(F) 編輯(E) 搜尋(S) 檢視(V) 編碼(N) 語言(L) 設定(T) 工具(O) 巨集(M) 執行(R) 外掛(P) 視窗(W) ?
SPI_rx.sv
1 module SPI_rx(
2     input        mosi,
3     input        sclk,          //10MHz
4     input        ssn,
5     input        clk,          //100MHz
6     input        rst,          //reset=1時, 系統重製
7
8     output logic [7:0] address,  //8 bits address (0-255)
9     output logic [15:0] data,    //16 bits data
10    output logic    read_en,
11    output logic    write_en,
12    output logic    tx_req
13 );
14
15    logic s_signal_ssn;
16    logic d_signal_ssn;
17    logic s_signal_sclk;
18    logic d_signal_sclk;
19    logic ssn_negedge;
20    logic sclk_posedge;
21
22    logic cnt_rst;
23    logic command;
24    logic addr_load;
25    logic command_load;
26    logic pkg_complete;
27    logic rx_finish;
28
29    logic [15:0] shift_data;
30    logic [31:0] receive_bit_counter;
31    logic [15:0] read_data;
32    logic [15:0] write_data;
33
34    logic [15:0] reg_file [255:0];
35
36    typedef enum {INIT, START, RECEIVE_ADDR, RECEIVE_COMMAND, PKG_COMPLETE, CHK_COMMAND, RECEIVE_DATA, TX_REQ, WRITE, FINISH}
37    rx_state;
38
39    rx_state SPI_rx_ps, SPI_rx_ns;
40
41    //ssn negedge detector
42    always_ff @(posedge clk or posedge rst) begin
43        if(rst) begin
44            s_signal_ssn <= 1;
45            d_signal_ssn <= 1;
46            ssn_negedge <= 0;
47        end
48        else begin
49            {d_signal_ssn, s_signal_ssn} <= {s_signal_ssn, ssn};
50            ssn_negedge <= ~s_signal_ssn & d_signal_ssn;
51        end
52    end
53
54    //sclk posedge detector
55    always_ff @(posedge clk or posedge rst) begin
56        if(rst) begin
57            s_signal_sclk <= 1;    //
58            d_signal_sclk <= 1;
59            sclk_posedge <= 0;
60        end
61        else begin
62            {d_signal_sclk, s_signal_sclk} <= {s_signal_sclk, sclk};
63            sclk_posedge <= s_signal_sclk & ~d_signal_sclk;
64        end
65    end
66
67    //Left shift register
68    always_ff @(posedge clk or posedge rst) begin
69        if (rst|ssn) begin
70            shift_data[15:0] <= 0;
71        end
72        else if(sclk_posedge) begin
73            shift_data[15:0] <= {shift_data[14:0], mosi};
74        end
75    end
76
77    //receive package shift counter
78    always_ff @(posedge clk or posedge rst) begin
79        if(rst | cnt_rst| ssn) begin
80            receive_bit_counter[31:0] <= 0;
81        end
82        else if(sclk_posedge) begin
83            receive_bit_counter <= receive_bit_counter + 1;
84        end
85    end
86
```

```

87 //receive addr of package
88 always_ff@ (posedge clk or posedge rst) begin
89     if(rst) begin
90         address <= 8'h00;
91     end
92     else if(addr_load) begin
93         address <= shift_data[7:0];
94     end
95 end
96
97 //receive command of package
98 always_ff@ (posedge clk or posedge rst) begin
99     if(rst) begin
100         command <= 1'bx;
101     end
102     else if(command_load) begin
103         command <= shift_data[0];
104     end
105 end
106
107 //access data in register file
108 always_ff@ (posedge clk or posedge rst) begin
109     if(rst) begin
110         write_data <= 16'h0000;
111         read_data <= 16'h0000;
112         data <= 16'h0000;
113     end
114     else if(write_en) begin
115         write_data <= shift_data[15:0];
116         reg_file[address] <= shift_data[15:0];
117         data <= shift_data[15:0];
118     end
119     else if(read_en) begin
120         read_data <= reg_file[address];
121         //data <= reg_file[address];
122     end
123 end
124
125 //fsm
126 always_ff@ (posedge clk or posedge rst) begin
127     if(rst|ssn) begin
128         SPI_rx_ps <= INIT;
129     end
130     else begin
131         SPI_rx_ps <= SPI_rx_ns;
132     end
133 end
134
135 //controller
136 always_comb begin
137     read_en = 0;
138     write_en = 0;
139     tx_req = 0;
140     cnt_rst = 0;
141     addr_load = 0;
142     command_load = 0;
143     pkg_complete = 0;
144     rx_finish = 0;
145
146     SPI_rx_ns = SPI_rx_ps;
147
148     case(SPI_rx_ps)
149     INIT: begin
150         SPI_rx_ns = START;
151     end
152
153     START: begin
154         if(ssn_negedge) begin
155             cnt_rst = 1;
156             SPI_rx_ns = RECEIVE_ADDR;
157         end
158     end
159
160     RECEIVE_ADDR: begin
161         if(receive_bit_counter == 8) begin
162             addr_load = 1;
163         end
164         if(receive_bit_counter >= 8) begin
165             SPI_rx_ns = RECEIVE_COMMAND;
166         end
167     end
168
169     RECEIVE_COMMAND: begin
170         if(receive_bit_counter == 9) begin
171             command_load = 1;
172         end
173         if(receive_bit_counter >= 16) begin
174             SPI_rx_ns = PKG_COMPLETE;
175         end
176     end
177 end

```

```

178     PKG_COMPLETE: begin
179         cnt_rst      = 1;
180         pkg_complete = 1;
181         SPI_rx_ns     = CHK_COMMAND;
182     end
183
184     CHK_COMMAND: begin
185         if(command) begin
186             SPI_rx_ns = TX_REQ;
187         end
188         else begin
189             SPI_rx_ns = RECEIVE_DATA;
190         end
191     end
192
193     RECEIVE_DATA: begin
194         if(receive_bit_counter >= 16) begin
195             SPI_rx_ns = WRITE;
196         end
197     end
198
199     TX_REQ: begin
200         tx_req = 1;
201         read_en = 1;
202         SPI_rx_ns = FINISH;
203     end
204
205     WRITE: begin
206         write_en = 1;
207         SPI_rx_ns = FINISH;
208     end
209
210     FINISH: begin
211         rx_finish = 1;
212         SPI_rx_ns = INIT;
213     end
214
215 endcase
216 end
217 endmodule

```


## DE0\_CV.sv: 使用接腳

```

C:\Users\user\Desktop\DE0_CV_SPI\design\DE0_CV.sv - Notepad++
檔案(F) 編輯(E) 搜尋(S) 檢視(V) 編碼(N) 語言(L) 設定(T) 工具(O) 巨集(M) 執行(R) 外掛(P) 視窗(W) ?
+
SPI_rx.sv DE0_CV.sv
63 // Structural coding
64 //=====
65
66 assign mosi      = GPIO_0[0];
67 assign sclk      = GPIO_0[1];
68 assign ssn       = GPIO_0[2];
69 assign GPIO_0[3] = miso;
70 assign LEDR      = data_debug;
71
72
73 /*請使用PLL IP
74 輸入 : CLOCK_50
75 輸出 : CLK_100MHz
76 */
77 pll pll(
78     .refclk(CLOCK_50),
79     .rst(~RESET_N),
80     .outclk_0(CLK_100MHz),
81     .locked()
82 );
83
84 SPI SPI(
85     //-----output-----
86     .miso      (miso),
87     .data_debug (data_debug),
88
89     //-----input-----
90     .mosi      (mosi),
91     .sclk      (sclk),
92     .ssn       (ssn),
93     .clk       (CLK_100MHz),
94     .reset     (~RESET_N)
95 );
96

```

## ■ 模擬結果與結果說明：



## ■ 結論與心得：

這次作業跟之前 rs232 最不一樣的地方是同步與非同步的差異，然後還有複習了之前 pll 的頻率改變，上次上課遲到了一個半小時，有些東西沒聽到，回來才跟同學一起討論，討論前自己看 ppt，有些東西自己看真的看不太懂，尤其是 ssn 和 sclk，不過後來理解後大概就 ok 了，