# Digital System Design Lab Report, Lab6

Author: Ying Yiwen Number: 12210159

#### Abstract

# Contents

1	Introduction	2
2	Combinational Design	2
3	Repetitive-Addition Design	3
4	Pipelined Design	5
5	Code Appendix	8
6	Conclusion	ę

#### 1 Introduction

Digital arithmetic circuits form the cornerstone of modern FPGA-based computing systems, with multiplier units being particularly critical in applications ranging from signal processing to machine learning accelerators. This experiment explores three distinct multiplier implementations in VHDL: combinational logic, repetitive-addition, and pipelined architectures, each embodying fundamental trade-offs between temporal efficiency, hardware resource utilization, and power consumption.

Theoretical analysis suggests that combinational multipliers achieve maximal throughput through parallel partial product generation and carry propagation, albeit at the cost of exponential area complexity  $O(n)^2$ . In contrast, repetitive-addition designs leverage sequential finite state machines to iteratively accumulate results, sacrificing speed for linear area scaling O(n). Pipelined architectures introduce temporal segmentation through register staging, theoretically enabling sub-linear latency amortization while maintaining moderate resource overhead.

This systematic comparison aims to quantify how these architectural paradigms manifest in physical FPGA implementations. Key metrics include LUT (Look-Up Table) consumption, maximum clock frequency, and pipeline initiation interval – parameters directly influencing application-specific design choices. Through this experimental framework, we establish empirical correlations between algorithmic complexity, hardware pragmatism, and performance scalability in reconfigurable computing environments.

### 2 Combinational Design

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity combinational_design is
 port (
   a, b : in std_logic_vector(4 downto 0); -- Input vectors a and b, both 5
       bits wide
                                         -- Output vector y, 10 bits wide to
   y : out std_logic_vector(9 downto 0)
       hold the product
 );
end combinational_design;
architecture Behavioral of combinational_design is
  constant WIDTH : integer := 5; -- Define the width of the input vectors
  signal au, bv0, bv1, bv2, bv3, bv4: std_logic_vector (WIDTH-1 downto 0); --
     Intermediate signals
  signal pp0, pp1, pp2, pp3, pp4: std_logic_vector (WIDTH downto 0); -- Signals
     for partial products
  signal prod: std_logic_vector (2*WIDTH-1 downto 0); -- Signal to hold the
     final product
begin
 au <= a; -- Assign input a to signal au
  -- Create vectors bv0 to bv4 where each bit is replicated from the
     corresponding bit of b
```

```
bv0 \leftarrow (others => b(0));
 bv1 <= (others => b(1));
 bv2 \ll (others => b(2));
 bv3 <= (others => b(3));
 bv4 \leftarrow (others => b(4));
 -- Generate the first partial product pp0, Perform bitwise AND between bv0 and
      au, and prepend a '0'
 pp0 <= '0' & (bv0 and au);
 -- Generate the second partial product pp1, Shift pp0 right by one bit and add
      it to the result of bv1 AND au
 pp1 <= ('0' & pp0(WIDTH downto 1)) + ('0' & (bv1 and au));
  -- Generate the third partial product pp2, Shift pp1 right by one bit and add
     it to the result of bv2 AND au
 pp2 <= ('0' & pp1(WIDTH downto 1)) + ('0' & (bv2 and au));
  -- Generate the fourth partial product pp3, Shift pp2 right by one bit and add
      it to the result of bv3 AND au
 pp3 <= ('0' & pp2(WIDTH downto 1)) + ('0' & (bv3 and au));
 -- Generate the fifth partial product pp4, Shift pp3 right by one bit and add
    it to the result of bv4 AND au
 pp4 <= ('0' & pp3(WIDTH downto 1)) + ('0' & (bv4 and au));
 -- Concatenate the least significant bits of all partial products to form the
     final product
 prod <= pp4 & pp3(0) & pp2(0) & pp1(0) & pp0(0);
  -- Assign the final product to the output y
 y <= prod;
end Behavioral;
```

## 3 Repetitive-Addition Design

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Entity declaration
entity repetitve_addtion is
 port (
   CLK
         : in std_logic;
                                               -- System clock
   RESET : in std_logic;
                                               -- Active-high reset
                                              -- Start computation signal
   start : in std_logic;
        : in std_logic_vector(4 downto 0); -- Multiplicand input
   a_in
        : in std_logic_vector(4 downto 0); -- Multiplier input
   r : out std_logic_vector(9 downto 0); -- 16-bit result output
                                               -- Computation complete flag
   ready : out std_logic
```

```
end entity repetitve_addtion;
architecture Behavioral of repetitve_addtion is
                                                    -- Data width configuration
 constant WIDTH : integer := 5;
 type state_type is (idle, ab0, load, op); -- FSM states:
   -- idle: Initial/waiting state
   -- ab0: Handle zero input case
    -- load: Initialize registers
    -- op: Multiplication operation state
  -- State and data registers
  signal state_reg, state_next : state_type;
                           : std_logic_vector(WIDTH-1 downto 0); --
  signal a_reg, a_next
     Multiplicand storage
                           : std_logic_vector(WIDTH-1 downto 0); -- Counter
  signal n_reg, n_next
     storage
  signal r_reg, r_next : std_logic_vector(2*WIDTH-1 downto 0); -- Result
      accumulation
begin
 -- Synchronous State and Data Registers Update Process
 process (CLK, RESET) is
 begin
                                  -- Asynchronous reset
    if RESET = '1' then
      RESET = '1' then -- Asynchronous reset state_reg <= idle; -- Return to initial state
      a_reg <= (others => '0'); -- Clear multiplicand register
n_reg <= (others => '0'); -- Clear counter register
                <= (others => '0'); -- Clear result register
    elsif CLK'event and CLK = '1' then -- Clock edge triggered update
      state_reg <= state_next; -- Update state register</pre>
              <= a_next; -- Update multiplicand register
<= n_next; -- Update counter register</pre>
      a_reg
               <= n_next; -- Update counter register
<= r_next; -- Update result register</pre>
      n_reg
      r_reg
    end if:
  end process;
  -- Combinational Next-State and Data Path Logic
  process (start, state_reg, a_reg, n_reg, r_reg, a_in, b_in) is
    -- Default register values (prevent latches)
    a_next <= a_reg;
    n_next <= n_reg;</pre>
    r_next <= r_reg;
           <= '0'; -- Default ready signal state
    case state_reg is
      when idle =>
        ready <= '1'; -- System ready for new operation
        if start = '1' then
          -- Handle zero input special case
          if (a_{in} = x"00" \text{ or } b_{in} = x"00") then
            state_next <= ab0;
          else
```

```
state_next <= load; -- Proceed to normal operation</pre>
          end if;
          state_next <= idle; -- Maintain idle state</pre>
        end if;
      when ab0 =>
        -- Immediate result for zero input case
        a_next <= a_in; -- Store multiplicand
n_next <= b_in; -- Store multiplier</pre>
        r_next <= (others => '0'); -- Clear result
                              -- Return to idle
        state_next <= idle;
      when load =>
        -- Initialize registers for multiplication
       a_next <= a_in; -- Load multiplicand
n_next <= b_in; -- Initialize counter</pre>
        r_next <= (others => '0'); -- Reset accumulator
                            -- Proceed to operation
        state_next <= op;
      when op =>
        -- Core multiplication iteration
        r_next <= ("0000" & a_reg) + r_reg; -- Accumulate sum
        -- Check completion condition
        if (n_reg = x"01") then -- Last iteration
         state_next <= idle; -- Return to idle</pre>
        else
          state_next <= op; -- Continue iterations</pre>
        end if:
   end case;
 end process;
 -- Connect internal register to output port
 r <= r_reg;
end architecture Behavioral;
```

## 4 Pipelined Design

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL; -- Legacy arithmetic package
use IEEE.STD_LOGIC_UNSIGNED.ALL; -- Unsigned operations

-- Entity Declaration
entity pipeline_multiplier is
  generic(WIDTH: integer:= 5); -- Default 5-bit operand width
  port(
    clk: in std_logic; -- System clock
    reset: in std_logic; -- Active-high reset
```

```
: in std_logic_vector(WIDTH-1 downto 0); -- Multiplicand
         : in std_logic_vector(WIDTH-1 downto 0); -- Multiplier
         : out std_logic_vector(9 downto 0) -- 10-bit product output
   У
 );
end entity;
architecture Behavioral of pipeline_multiplier is
 -- Pipeline registers for propagating multiplicand
 signal a2_reg, a3_reg, a4_reg : std_logic_vector(WIDTH-1 downto 0);
 signal a1, a2_next, a3_next, a4_next: std_logic_vector(WIDTH-1 downto 0);
  -- Shifted multiplier bits for partial product generation
 signal b1
                 : std_logic_vector(4 downto 1); -- Stage1 multiplier slice
  signal b2_next, b2_reg: std_logic_vector(4 downto 2); -- Stage2 multiplier
     slice
 signal b3_next, b3_reg: std_logic_vector(4 downto 3); -- Stage3 multiplier
     slice
  signal b4_next, b4_reg: std_logic_vector(4 downto 4); -- Stage4 multiplier
     slice
 -- Bit-vector replication and partial products
  signal bv0, bv1, bv2, bv3, bv4: std_logic_vector(4 downto 0); -- Bit
     replication buses
 signal bp0, bp1, bp2, bp3, bp4: std_logic_vector(5 downto 0); -- Partial
     products
  -- Pipelined accumulated results
                         : std_logic_vector(5 downto 0); -- StageO partial
 signal pp0
     product
 signal pp1_next, pp1_reg: std_logic_vector(6 downto 0); -- Stage1 accumulation
  signal pp2_next, pp2_reg: std_logic_vector(7 downto 0); -- Stage2 accumulation
  signal pp3_next, pp3_reg: std_logic_vector(8 downto 0); -- Stage3 accumulation
  signal pp4_next, pp4_reg: std_logic_vector(9 downto 0); -- Stage4 final result
begin
 -- Pipeline Stage 0-1: Initial Partial Product Generation
 -- Generate LSB partial product (b[0] * a)
 bv0 <= (others => b(0));
                                   -- Replicate b[0] for AND operation
 bp0 <= "0" & (bv0 and a);</pre>
                                   -- Zero-extended AND result
 pp0 <= bp0;
                                    -- Direct partial product assignment
                                   -- First stage multiplicand
 a1 \leq a;
 b1 <= b(4 downto 1);
                                    -- Shifted multiplier bits
 -- Pipeline Stage 1-2: First Accumulation Stage
 -- Generate b[1] partial product and accumulate
 bv1 <= (others => b1(1));
 bv1 \le (others => b1(1)); -- Replicate b[1] bit bp1 \le "0" & (bv1 and a1); -- Shifted partial product
 pp1_next(6 downto 1) \le ("0" & pp0(5 downto 1)) + bp1; -- Accumulate with
    shift
 pp1_next(0)
                       <= pp0(0); -- Carry LSB through pipeline
 a2_next
                       <= a1; -- Propagate multiplicand
 b2_next
                       <= b1(4 downto 2); -- Shift multiplier slice</pre>
  -- Pipeline Stage 2-3: Second Accumulation Stage
```

```
bv2 \le (others => b2\_reg(2)); -- Replicate current multiplier bit bp2 \le "0" \& (bv2 and a2\_reg); -- Generate shifted partial product
pp2_next(7 downto 2) <= ("0" & pp1_reg(6 downto 2)) + bp2; -- Accumulate
pp2_next(1 downto 0) <= pp1_reg(1 downto 0); -- Preserve lower bits</pre>
                       <= a2_reg; -- Continue multiplicand propagation
a3_next
b3_next
                       <= b2_reg(4 downto 3); -- Shift multiplier slice
-- Pipeline Stage 3-4: Third Accumulation Stage
bv3 <= (others => b3_reg(3)); -- Current multiplier bit replication bp3 <= "0" & (bv3 and a3_reg); -- Shifted partial product
pp3_next(8 downto 3) <= ("0" & pp2_reg(7 downto 3)) + bp3; -- Accumulate
pp3_next(2 downto 0) <= pp2_reg(2 downto 0); -- Preserve lower bits
                      <= a3_reg; -- Final multiplicand propagation</pre>
\mathtt{a4}_{\mathtt{next}}
b4_next
                      <= b3_reg(4 downto 4); -- Final multiplier bit</pre>
-- Pipeline Stage 4-5: Final Accumulation Stage
pp4_next(9 downto 4) <= ("0" & pp3_reg(8 downto 4)) + bp4; -- Final sum
pp4_next(3 downto 0) <= pp3_reg(3 downto 0); -- Preserve LSBs
-- Pipeline Register Update Process
pipe_reg: process(clk, reset)
begin
  if reset = '1' then
    -- Asynchronous reset clears all pipeline registers
    pp1_reg <= (others => '0');
    pp2_reg <= (others => '0');
    pp3_reg <= (others => '0');
    pp4_reg <= (others => '0');
    a2_reg <= (others => '0');
    a3_reg <= (others => '0');
    a4_reg <= (others => '0');
    b2_reg <= (others => '0');
    b3_reg <= (others => '0');
    b4_reg <= (others => '0');
  elsif rising_edge(clk) then
    -- Clock-driven pipeline propagation
    pp1_reg <= pp1_next;</pre>
    pp2_reg <= pp2_next;</pre>
    pp3_reg <= pp3_next;</pre>
    pp4_reg <= pp4_next;</pre>
    a2_reg <= a2_next;</pre>
    a3_reg <= a3_next;
    a4_reg <= a4_next;
    b2_reg <= b2_next;</pre>
    b3_reg <= b3_next;
    b4_reg <= b4_next;
  end if;
end process;
-- Connect final pipeline stage to output
y <= pp4_reg;
```

## 5 Code Appendix

Testbench codes are as follows, I test 0\*0, 1\*1, 31\*31, 31\*1, 1\*31, 4\*8.

```
-- Initialize and reset
RESET <= '1';
wait for CLK_PERIOD * 2;
RESET <= '0';
wait for CLK_PERIOD;
wait for 100 ns;
-- Test 1: 0 * 0
a_in <= "00000"; b_in <= "00000";
start <= '1';
wait for CLK_PERIOD;
start <= '0';
expected_r := std_logic_vector(to_unsigned(0, 10));
wait until ready = '1';
assert r = expected_r report "Test 1 failed: 0*0" severity error;
-- Test 2: 1 * 1
a_in <= "00001"; b_in <= "00001";
start <= '1';
wait for CLK_PERIOD;
start <= '0';
expected_r := std_logic_vector(to_unsigned(1, 10));
wait until ready = '1';
assert r = expected_r report "Test 2 failed: 1*1" severity error;
-- Test 3: Max value * Max value (31*31)
a_in <= "111111"; b_in <= "111111";
start <= '1';
wait for CLK_PERIOD;
start <= '0';
expected_r := std_logic_vector(to_unsigned(31*31, 10));
wait until ready = '1';
assert r = expected_r report "Test 3 failed: 31*31" severity error;
-- Test 4: Max * 1
a_in <= "11111"; b_in <= "00001";
start <= '1';
wait for CLK_PERIOD;
start <= '0';
expected_r := std_logic_vector(to_unsigned(31, 10));
wait until ready = '1';
assert r = expected_r report "Test 4 failed: 31*1" severity error;
-- Test 5: 1 * Max
a_in <= "00001"; b_in <= "11111";
start <= '1';
wait for CLK_PERIOD;
```

```
start <= '0';
expected_r := std_logic_vector(to_unsigned(31, 10));
wait until ready = '1';
assert r = expected_r report "Test 5 failed: 1*31" severity error;

-- Test 6: Power of 2 multiplication
a_in <= "00100"; b_in <= "01000"; -- 4 * 8
start <= '1';
wait for CLK_PERIOD;
start <= '0';
expected_r := std_logic_vector(to_unsigned(32, 10));
wait until ready = '1';
assert r = expected_r report "Test 6 failed: 4*8" severity error;

-- End of test</pre>
```

#### 6 Conclusion