

# Smart Combination Lock

Digital System Design Final Project

Yiwen Ying

Dept. of Electronic and Electrical Engineering  
Southern University of Science and Technology  
ShenZhen, China  
12210159@mail.sustech.edu.cn

Jingjun Xu

Dept. of Electronic and Electrical Engineering  
Southern University of Science and Technology  
ShenZhen, China  
12210357@mail.sustech.edu.cn

**Abstract**—A smart combination lock system has been designed and implemented to enhance security through encryption-supported password management and user feedback mechanisms. The system architecture supports functionalities such as password input, password verification, encrypted storage, anti-brute force protection, and alarm triggering via both sound and Bluetooth. The methodology includes detailed hardware design, VHDL module block diagrams, and an ASM Chart that defines the state transitions between *lock*, *unlock*, *set\_pwd*, and *check\_pwd* states. Key modules, including segment display, timer, button debounce, buzzer, Bluetooth, encrypt, and decrypt, are discussed with critical code segments highlighted to demonstrate modularity and system integration. Simulation and real-world testing, performed through some dedicated testbench, validate the system's functionality and robustness. Results indicate that the smart combination lock operates reliably, with accurate password verification and effective alarm triggering in response to unauthorized attempts. This work demonstrates the feasibility of implementing a secure and interactive locking mechanism using a modular, hardware-based approach.

**Index Terms**—Smart combination lock, VHDL, State machine

## I. INTRODUCTION

Combination locks are widely used in several fields due to their convenience and security. They are commonly found in family homes, offices, private facilities, and more, and are used to increase the security of devices. Smart combination locks are particularly favored, as they combine traditional combination locks with modern smart technologies, such as remote control, to provide a higher level of security.

The Smart Digital Combination Lock System, based on the simple digital combination lock, combines a variety of security features and is committed to providing users with a safer yet convenient password protection solution. The system will ensure that it provides timely feedback and effective security at key points such as password entry, incorrect attempts, and system lockout.

The system has those functions:

- **Efficient password input:** The system is able to clearly display the input numbers in real time through the switch.
- **Secure password storage:** The system uses encryption when storing passwords to improve security.
- **Intelligent Error Attempts:** The system will count the number of error attempts, and if the error is more than

four times, the system will automatically lock for two minutes to prevent violent cracking.

- **Clear right and wrong feedback:** When the system verifies the password, it informs the user of the right and wrong passwords through the different states of digital tubes, LED lights and buzzers.
- **Remote monitoring and alert:** The system will support remote monitoring and alert function, when the number of incorrect attempts reaches four, the system will send the alert message to the user's cell phone application via Bluetooth module.




Fig. 1: System Overview

## II. METHODOLOGY

### A. System Overview

In case of hardware, we use Nexys4 DDR, bluetooth module, and buzzer module.




Fig. 2: Hardware Connection

The codes are organized by top module, with each function realized in each module.




Fig. 3: Code Organization

The RT Level Schematic is as follows:




Fig. 4: RTL Schematic

#### B. VHDL Module Block Diagram

The block diagram of the VHDL module is illustrated in the figure below:




Fig. 5: VHDL Module Block Diagram

As shown in the figure, there are four states in our system: *set\_pwd*, *lock*, *check\_pwd*, and *unlock*.

- The initial state is the *set\_pwd*. After setting a password, the user can transition to the *lock* state to lock the system.
- In the *lock* state, the user can transition to the *check\_pwd* state to enter a password and attempt to unlock the system.
- In the *check\_pwd* state, the user has three chances to enter the password incorrectly. If the user successfully enters the correct password, the system will transition to the *unlock* state. However, if the user enters the wrong password four times in a row, the system will transition back to the *lock* state and the system will be locked for two minutes.
- In the *unlock* state, the user can transition to the *lock* state or the *set\_pwd* state.

Various functional modules have been implemented within the four states to support the system's operation.

- Button:** It facilitates the transitions between the four states.
- Segment Display:**
  - For the four segment display positions on the left: It displays the four states of the system.
  - For the four segment display positions on the right: It shows the current input password when the system is in the *set\_pwd* state and the *check\_state* state. Also, it shows the countdown time when the system is locked for two minutes in the *lock* state.
- Switch:** It facilitates the password input from the user in *set\_pwd* state and the *check\_pwd* state.
- Encrypt:** It encrypts the user-entered password and stores it in the system as ciphertext in *set\_pwd* state and the *check\_pwd* state.
- Decrypt:** It decrypts the stored ciphertext to reveal the user-entered password in *set\_pwd* state and the *check\_pwd* state.
- Timer:** It countdowns the time when the system is locked for two minutes in *lock* state.
- Bluetooth:** It sends an alert message to the owner of the combination lock to notify them that there may have been an unauthorized attempt to unlock the system, as the password was entered incorrectly four times in a row in the *check\_pwd* state.
- Buzzer:** In the *check\_pwd* state, it plays an alarm when the password is entered incorrectly four times in a row, alerting the owner of the combination lock that there may have been an unauthorized attempt to unlock the system. Furthermore, it plays a sound to indicate that the correct password has been entered.
- LED:** It informs the user of the total number of incorrect password attempts while in the *check\_pwd* state.

#### C. ASM Chart

The ASM chart illustrates the details of the transitions between the four states.




Fig. 6: ASM Chart

The state transfer logic is as follows:

```

1 case mode_reg is
2   when 0 =>
3     if btnc = '1' and lock_end = '1' then --
4       lock -> check_pwd
5       check_pwd_acc_fault <= 0;
6       mode_reg <= 3;
7     end if;
8     lock_start_reg <= '0';
9     led_reg <= "000";
10
11   when 1 =>
12     if btnc = '1' and lock_end = '1' then
13       mode_reg <= 0;
14       buzzer_en <= '0';
15     elsif btnc = '1' and lock_end = '1' then
16       mode_reg <= 2;
17       buzzer_en <= '0';
18     end if;
19     led_reg <= "000";
20
21   when 2 =>
22     if btnc = '1' and lock_end = '1' then
23       mode_reg <= 0;
24     end if;
25     led_reg <= "000";
26
27   when 3 =>
28     if btnc = '1' and lock_end = '1' and
29       check_pwd_result = '0' and
30       check_pwd_acc_fault = 3 then -- fail
31       last_time and accumulate three times
32       check_pwd_acc_fault <= 0;
33       mode_reg <= 0;
34       lock_start_reg <= '1';
35       led_reg <= "000";
36       buzzer_en <= '1';
37       buzzer_opt <= '0';
38     elsif btnc = '1' and lock_end = '1' and
39       check_pwd_result = '0' and
40       check_pwd_acc_fault = 0 then
41       check_pwd_acc_fault <= 1;
42       mode_reg <= 3;
43       lock_start_reg <= '0';
44       led_reg <= "001";
45
46     end if;
47
48     lock_start_reg <= '0';
49     led_reg <= "000";
50     buzzer_en <= '1';
51     buzzer_opt <= '0';
52
53     if btnc = '1' and lock_end = '1' and
54       check_pwd_result = '1' and
55       check_pwd_acc_fault = 0 then
56       last_time and accumulate three times
57       check_pwd_acc_fault <= 0;
58       mode_reg <= 0;
59       lock_start_reg <= '1';
60       led_reg <= "000";
61       buzzer_en <= '1';
62       buzzer_opt <= '0';
63
64     end if;
65
66   end case;

```

```

39   buzzer_en <= '1';
40   buzzer_opt <= '0';
41   elsif btnc = '1' and lock_end = '1' and
42     check_pwd_result = '0' and
43     check_pwd_acc_fault = 1 then
44     check_pwd_acc_fault <= 2;
45     mode_reg <= 3;
46     lock_start_reg <= '0';
47     led_reg <= "011";
48     buzzer_en <= '1';
49     buzzer_opt <= '0';
50
51   elsif btnc = '1' and lock_end = '1' and
52     check_pwd_result = '2' and
53     check_pwd_acc_fault = 2 then
54     check_pwd_acc_fault <= 3;
55     mode_reg <= 3;
56     lock_start_reg <= '0';
57     led_reg <= "111";
58     buzzer_en <= '1';
59     buzzer_opt <= '0';
60
61   elsif btnc = '1' and lock_end = '1' and
62     check_pwd_result = '1' then
63     mode_reg <= 1;
64     lock_start_reg <= '0';
65     led_reg <= "000";
66     buzzer_en <= '1';
67     buzzer_opt <= '1';
68
69   end if;
70
71 end case;

```

#### D. Segement Display

The seven segment display is divided into two sections: the left four digits are used to show different states (such as "LC", "OK", "SEPD", "CHPD"), while the right four digits are used to display numerical values. These values can represent the countdown time during a timing operation, or digits of a password when setting or entering a password.

```

1 lock_time_display <= (others => '1') when lock_time
2   => = x"0000" else lock_time;
3
4 with cur_mode select
5   display_out <=
6     L & C & x"FF" & lock_time_display when 0,
7     "0000" & H & x"FFFFFF" when 1,
8     "0101" & E & P & "0000" & num_display when
9     2,
C & H & P & "0000" & num_display when 3,
x"FFFFFF" when others;

```

The seven-segment display operates on the principle of multiplexing, which allows multiple digits to be displayed using a single set of segment drivers by rapidly switching between them. The display consists of eight digits, each composed of seven segments (plus an optional decimal point), which can be individually controlled to form various characters and numbers.

In VHDL implementation, a counter generates timing signals to select which digit is currently being displayed. The counter increments on each clock cycle, and its higher-order bits are used to select the active digit (anode selection). A decoder converts the counter's output into a signal that activates one of the eight digits at a time, while the other digits are turned off. Simultaneously, the corresponding digit data is selected from the input number and converted into the appropriate segment signals to display the correct character.

on the active digit. This process repeats rapidly, creating the illusion that all digits are displayed simultaneously, even though only one digit is actually active at any given moment.

```

1 -- 3-8 decoder
2 with anode_select select
3   an_tmp <=
4     "11111110" when "000",
5     "11111101" when "001",
6     "111111011" when "010",
7     "11110111" when "011",
8     "11101111" when "100",
9     "11011111" when "101",
10    "10111111" when "110",
11    "01111111" when "111",
12    "11111111" when others;

1 -- the number to be displayed
2 with anode_select select
3   digit_data <=
4     number(3 downto 0) when "000",
5     number(7 downto 4) when "001",
6     number(11 downto 8) when "010",
7     number(15 downto 12) when "011",
8     number(19 downto 16) when "100",
9     number(23 downto 20) when "101",
10    number(27 downto 24) when "110",
11    number(31 downto 28) when "111",
12    "0000" when others;

1 -- gfedcba
2 with digit_data select
3   segment_data <=
4     "1000000" when "0000", -- 0
5     "1111001" when "0001", -- 1
6     "0100100" when "0010", -- 2
7     "0110000" when "0011", -- 3
8     "0011001" when "0100", -- 4
9     "0010010" when "0101", -- 5
10    "0000010" when "0110", -- 6
11    "1111000" when "0111", -- 7
12    "0000000" when "1000", -- 8
13    "0010000" when "1001", -- 9
14    "1000110" when "1010", -- C
15    "0000110" when "1011", -- E
16    "1000111" when "1100", -- L
17    "0001001" when "1101", -- H
18    "0001100" when "1110", -- P
19    "1111111" when others;

```

## E. Timer

The design of the timer module is based on the principle of digital logic and timing control, and is driven by clock signals to achieve accurate time counting and countdown functions. The core principle is to use the combination of clock division and counter to convert the high-frequency clock signal into a time unit of seconds, and on this basis, the time is decremented counting.

When `lock_start` is set to a high level, the timer is activated, and the internal clock divider and counters begin to operate. The clock divider functions to reduce the frequency of the high-frequency input clock signal (typically at the MHz level) by counting, thereby generating a second-level time base signal. The second-level counter is responsible for recording the current number of seconds and works in conjunction with the minute counter. Each time the clock divider triggers a second-level update, the second counter is decremented by

1. This process is repeated until both the minute and second counters are reduced to zero, at which point the timing ends and the output signal `lock_end` is set to a high level, indicating the completion of the timing.

To facilitate intuitive display and processing of the timing duration, the timer further decomposes the minutes and seconds into tens and units digits, which are then mapped to different segments of the 16-bit output signal `lock_time`. This allows the current timing state to be clearly represented in binary form and enables the timing information to be directly read and displayed by a seven-segment display.

```

1 process(clk)
2 begin
3   if rising_edge(clk) then
4     if lock_start = '1' then
5       clock_divider <= 0;
6       seconds_reg <= 0;
7       minutes_reg <= 2;
8       timer_running <= true;
9       lock_end_reg <= '0';
10      elsif timer_running then
11        if clock_divider = 99999999 then
12          clock_divider <= 0;
13          if seconds_reg = 0 then
14            if minutes_reg = 0 then
15              timer_running <= false;
16              lock_end_reg <= '1';
17            else
18              minutes_reg <= minutes_reg
19                - 1;
20              seconds_reg <= 59;
21            end if;
22          else
23            seconds_reg <= seconds_reg - 1;
24          end if;
25        else
26          clock_divider <= clock_divider + 1;
27        end if;
28      else
29        clock_divider <= 0;
30      end if;
31    end process;

1 sec_tens <= seconds_reg / 10;
2 sec_units <= seconds_reg mod 10;
3 min_tens <= minutes_reg / 10;
4 min_units <= minutes_reg mod 10;
5
6 lock_time(15 downto 12) <=
7   std_logic_vector(to_unsigned(min_tens, 4));
8 lock_time(11 downto 8) <=
9   std_logic_vector(to_unsigned(min_units, 4));
10 lock_time(7 downto 4) <=
11   std_logic_vector(to_unsigned(sec_tens, 4));
12 lock_time(3 downto 0) <=
13   std_logic_vector(to_unsigned(sec_units, 4));
14
15 lock_end <= lock_end_reg;

```

## F. Button Debounce

In actual hardware circuits, mechanical buttons generate jitter signals when pressed or released. These jitter signals can lead to false triggering, e.g. in counters or state machines that can be incorrectly identified as multiple presses. Therefore, it is necessary to filter out these jitter signals through debounce logic to ensure the stability and reliability of the button signal.

- Signal Synchronization:** A synchronization register `btn_sync` is used to synchronize the button signal to prevent metastability issues. `btn_sync` is a 2-bit register that shifts the button signal on each rising edge of the clock to ensure signal stability.
- Debounce Logic:** A counter `counter` is used to detect the stability of the button signal. If the button signal remains unchanged for a certain period of time (determined by the counter's upper limit), the signal is considered stable and is assigned to `btn_stable`.
- Button Output Processing:** The rising edge of the `btn_stable` signal is detected. `btn_debounced` is set to 1 only when `btn_stable` transitions from 0 to 1; otherwise, it is set to 0.

```

1 process(clk)
2 begin
3   if rising_edge(clk) then
4     -- Update btn_sync in this process only
5     btn_sync <= btn_sync(0) & btn;
6
7     -- Debounce logic
8     if btn_sync(1) /= btn_stable then
9       if counter = 2_000_000 then
10         btn_stable <= btn_sync(1);
11         counter <= (others => '0');
12       else
13         counter <= counter + 1;
14       end if;
15     else
16       counter <= (others => '0');
17     end if;
18   end if;
19 end process;

```

### G. Buzzer

A buzzer operates by converting electrical energy into sound energy using a piezoelectric or electromagnetic mechanism. When an alternating voltage is applied, the piezoelectric element or coil vibrates, generating an audible tone.

In our system, the buzzer module is supported by four submodules, each responsible for a specific function to ensure accurate and reliable sound generation:

- music\_correct*: This submodule handles the playback of musical notes when the correct password is entered. It sequences the notes according to a predefined rhythm and sends them to the bell module at one-second intervals, enabling a clear and pleasant confirmation sound.
- music\_wrong*: Similar to *music\_correct*, this submodule manages the playback of musical notes when the entered password is incorrect. It generates the notes according to a warning rhythm and sends them to the bell module at one-second intervals to indicate a failed attempt.
- gen\_div*: This submodule is responsible for dividing the 100 MHz system clock down to a lower frequency clock signal suitable for driving the bell module. It ensures that the bell module receives a stable and consistent clock input for precise note playback.
- bell*: This submodule receives the note signals and the clock input, and generates output signals at specific fre-

quencies that correspond to the musical notes. It achieves this by using either a frequency divider or a waveform generator, producing sound at the appropriate pitch for each note.

### Buzzer

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity buzzer is
6   port
7   (
8     clk_in:in std_logic;
9     reset_in :in std_logic;
10    mode:in std_logic; -- 0 wrong/right
11    outbell:out std_logic
12  );
13 end entity;
14
15 architecture lin of buzzer is
16   signal bells:std_logic;
17   signal clk_tmp:std_logic;
18   signal clk_tmp2:std_logic;
19   signal key_in:std_logic_vector(2 downto 0);
20   signal key_wrong: std_logic_vector(2 downto 0);
21   signal key_right: std_logic_vector(2 downto 0);
22   signal pre_div:std_logic_vector(15 downto 0);
23   signal not_reset_in:std_logic;
24
25 component false_music is
26   port
27   (
28     clk:in std_logic;--
29     rst: in std_logic;
30     key_output:out std_logic_vector(2 downto 0)
31   );
32 end component;
33
34 component true_music is
35   port
36   (
37     clk:in std_logic;--
38     rst: in std_logic;
39     key_output:out std_logic_vector(2 downto 0)
40   );
41 end component;
42
43 component gen_div is
44   generic(div_param:integer:=2);
45   port
46   (
47     clk:in std_logic;
48     bclk:out std_logic;
49     resetb:in std_logic
50   );
51 end component;
52
53 component bell is
54   port
55   (
56     clkin:in std_logic;
57     resetin :in std_logic;
58     key:in std_logic_vector(2 downto 0);
59     bell_out:out std_logic
60   );
61 end component;
62
63 begin
64   outbell <= bells when reset_in = '1' else '1';
65   key_in <= key_wrong when mode = '0' else key_right;
66   not_reset_in <= not reset_in;
67

```

```

68 music_correct:
69     true_music port map
70     (
71         clk=>clk_in,
72         rst=>reset_in,
73         key_output=>key_right
74     );
75
76 music_wrong:
77     false_music port map
78     (
79         clk=>clk_in,
80         rst=>reset_in,
81         key_output=>key_wrong
82     );
83
84 gen_10M:
85     gen_div generic map(2)
86     port map
87     (
88         clk=>clk_in,
89         resetb => not_reset_in,
90         bclk=>clk_tmp
91     );
92
93 bell8s:
94     bell port map
95     (
96         clkin=>clk_tmp,
97         resetin =>reset_in,
98         key=>key_in,
99         bell_out=>bel8s
100    );
101
102 end lin;

```

#### music\_correct

```

1 entity true_music is
2     port
3     (
4         clk:in std_logic;
5         rst: in std_logic;
6         key_output:out std_logic_vector(2 downto 0)
7     );
8 end entity;
9
10 architecture Behavioral of true_music is
11 type integer_array is array (natural range <>) of
12     integer;
13 constant len : integer := 4;
14 constant music: integer_array(0 to len-1) := (1, 3,
15     5, 7);
16 signal note_cnt: unsigned(1 downto 0);
17 constant max_count : integer := 99_999_999;
18 signal counter : unsigned(26 downto 0) := (others
19     => '0');
20
21 signal key_temp : std_logic_vector(2 downto 0) :=
22     "000";
23 begin
24     process(clk, rst)
25     begin
26         if (rst = '0') then
27             key_temp <= "000";
28         elsif (rising_edge(clk)) then
29             if(counter = max_count) then
30                 counter <= (others => '0');
31                 if (note_cnt mod len = 0) then
32                     key_temp <= std_logic_vector
33                         (TO_UNSIGNED(music(0), 3));
34                 elsif (note_cnt mod len = 1) then
35                     key_temp <= std_logic_vector
36                         (TO_UNSIGNED(music(1), 3));
37                 elsif (note_cnt mod len = 2) then
38                     key_temp <= std_logic_vector
39                         (TO_UNSIGNED(music(2), 3));
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

```

```

49 elsif (note_cnt mod len = 3) then
50     key_temp <= std_logic_vector
51         (TO_UNSIGNED(music(3), 3));
52     end if;
53     note_cnt <= note_cnt + 1;
54     else
55         counter <= counter + 1;
56     end if;
57 end process;
58
59 key_output <= key_temp;
60 end Behavioral;

```

#### music\_wrong

```

1 entity false_music is
2     port
3     (
4         clk:in std_logic;
5         rst: in std_logic;
6         key_output:out std_logic_vector(2 downto 0)
7     );
8 end entity;
9
10 architecture Behavioral of false_music is
11 begin
12     key_output <= "111";
13 end Behavioral;

```

#### gen\_div

```

1 entity gen_div is
2     generic(div_param:integer:=1);
3     port
4     (
5         clk:in std_logic;
6         bclk:out std_logic;
7         resetb:in std_logic
8     );
9 end gen_div;
10
11 architecture behave of gen_div is
12 signal tmp:std_logic;
13 signal cnt:integer range 0 to div_param:=0;
14
15 begin
16     process(clk,resetb)
17     begin
18         if resetb='1' then
19             cnt<=0;
20             tmp<='0';
21         elsif rising_edge(clk) then
22             cnt<=cnt+1;
23             if cnt=div_param-1 then
24                 tmp<=not tmp;
25                 cnt<=0;
26             end if;
27         end if;
28     end process;
29     bclk<=tmp;
30 end behave;

```

#### bell

```

1 entity bell is
2     port
3     (
4         clkin:in std_logic;
5         resetin :in std_logic;
6         key:in std_logic_vector(2 downto 0);
7         bell_out:out std_logic
8     );
9 end bell;

```

```

8 );
9 end entity;
10
11 architecture behave of bell is
12 signal bell_tmp:std_logic;
13 signal pre_div:std_logic_vector(15 downto 0);
14 begin
15 bell_out<=bell_tmp;
16 process(clkin,key,resetin)
17 variable cnt:std_logic_vector(15 downto
18    0):=X"0000";
19 begin
20   if resetin='0' then
21     bell_tmp<='0';
22     cnt:=X"0000";
23     pre_div<=X"0000";--0
24   else
25     if rising_edge(clkin) then
26       if cnt>=pre_div then
27         bell_tmp<=not bell_tmp;
28         cnt:=X"0000";
29         if key="000" then
30           pre_div<=X"0000";--0
31         elsif key="001" then
32           pre_div<=X"4AA7";--1
33         elsif key="010" then
34           pre_div<=X"4282";--2
35         elsif key="011" then
36           pre_div<=X"3B41";--3
37         elsif key="100" then
38           pre_div<=X"37ED";--4
39         elsif key="101" then
40           pre_div<=X"31D3";--5
41         elsif key="110" then
42           pre_div<=X"2C64";--6
43         elsif key="111" then
44           pre_div<=X"278C";--7
45         end if;
46       else
47         cnt:=cnt+'1';
48       end if;
49     end if;
50   end process;
51 end behave;

```

```

9 );
10 Port(
11   clk : in STD_LOGIC;
12   rst : in STD_LOGIC;
13   rx_en : out STD_LOGIC;
14   tx_en : out STD_LOGIC
15 );
16 end uart_en;
17
18 architecture Behavioral of uart_en is
19 signal cnt_tx : integer range 0 to sysclk/BPS-1
20    := 0;
21 constant bps_tx : integer := sysclk/BPS;
22 signal cnt_rx : integer range 0 to
23    sysclk/(BPS*8)-1 := 0;
24 constant bps_rx : integer := sysclk/(BPS*8);
25 begin
26   process(clk, rst)
27 begin
28   if rst = '0' then
29     cnt_tx <= 0;
30   elsif rising_edge(clk) then
31     if cnt_tx >= bps_tx - 1 then
32       cnt_tx <= 0;
33     else
34       cnt_tx <= cnt_tx + 1;
35     end if;
36   end process;
37   tx_en <= '1' when cnt_tx = bps_tx - 1 else '0';
38
39   process(clk, rst)
40 begin
41   if rst = '0' then
42     cnt_rx <= 0;
43   elsif rising_edge(clk) then
44     if cnt_rx >= bps_rx - 1 then
45       cnt_rx <= 0;
46     else
47       cnt_rx <= cnt_rx + 1;
48     end if;
49   end process;
50   rx_en <= '1' when cnt_rx = bps_rx - 1 else '0';
51 end Behavioral;

```

## H. Bluetooth UART

The Bluetooth module in our system is implemented using a UART (Universal Asynchronous Receiver-Transmitter) interface, which enables wireless communication between devices. The UART interface consists of three main components: `uart_en`, `uart_rx`, and `uart_tx`, each serving a specific purpose.

The `uart_en` module generates the enable signals for the UART transmitter and receiver. It takes the system clock (`clk`) and reset signal (`rst`) as inputs and produces `rx_en` and `tx_en` signals. The baud rate (BPS) and system clock frequency (`sysclk`) are configurable. The module uses counters to generate the enable signals at the specified baud rate, ensuring proper timing for data transmission and reception.

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity uart_en is
6   generic(
7     BPS : integer := 115200;
8     sysclk : integer := 100_000_000

```

UART communication follows a standard data format:

- Start Bit:** A single low (0) bit indicating the start of a data frame.
- Data Bits:** Typically 8 bits of data, transmitted least significant bit first.
- Parity Bit (optional):** A single bit for error detection, configurable as None, Odd, or Even.
- Stop Bit(s):** One or two high bits marking the end of a data frame.

The `uart_rx` and `uart_tx` modules operate based on the UART data format. The `uart_rx` module detects the start bit, samples the data bits, checks the parity bit (if enabled), and verifies the stop bit(s). The `uart_tx` module generates the start bit, transmits the data bits, adds the parity bit (if enabled), and appends the stop bit(s).

Both the rx and tx module are realized by finite state machine.

```

1 case state is
2   when "0000" => -- idle
3     rx_data_r <= (others => '0');
4     rx_data_vld_r <= '0';
5     sample_cnt <= 0;

```

```

6   if rx_edge = '1' then
7     state <= "0001";
8   end if;
9   when "0001" => -- start
10    sample_cnt <= sample_cnt + 1;
11    if sample_cnt >= 3 then
12      sample_cnt <= 0;
13      state <= "0010";
14    end if;
15   when "0010" => -- s1
16    sample_cnt <= sample_cnt + 1;
17    if sample_cnt >= 7 then
18      sample_cnt <= 0;
19      rx_data_r(0) <= rx_r(1);
20      state <= "0011";
21    end if;
22   when "0011" => -- s2
23    sample_cnt <= sample_cnt + 1;
24    if sample_cnt >= 7 then
25      sample_cnt <= 0;
26      rx_data_r(1) <= rx_r(1);
27      state <= "0100";
28    end if;
29   when "0100" => -- s3
30    sample_cnt <= sample_cnt + 1;
31    if sample_cnt >= 7 then
32      sample_cnt <= 0;
33      rx_data_r(2) <= rx_r(1);
34      state <= "0101";
35    end if;
36   when "0101" => -- s4
37    sample_cnt <= sample_cnt + 1;
38    if sample_cnt >= 7 then
39      sample_cnt <= 0;
40      rx_data_r(3) <= rx_r(1);
41      state <= "0110";
42    end if;
43   when "0110" => -- s5
44    sample_cnt <= sample_cnt + 1;
45    if sample_cnt >= 7 then
46      sample_cnt <= 0;
47      rx_data_r(4) <= rx_r(1);
48      state <= "0111";
49    end if;
50   when "0111" => -- s6
51    sample_cnt <= sample_cnt + 1;
52    if sample_cnt >= 7 then
53      sample_cnt <= 0;
54      rx_data_r(5) <= rx_r(1);
55      state <= "1000";
56    end if;
57   when "1000" => -- s7
58    sample_cnt <= sample_cnt + 1;
59    if sample_cnt >= 7 then
60      sample_cnt <= 0;
61      rx_data_r(6) <= rx_r(1);
62      state <= "1001";
63    end if;
64   when "1001" => -- s8
65    sample_cnt <= sample_cnt + 1;
66    if sample_cnt >= 7 then
67      sample_cnt <= 0;
68      rx_data_r(7) <= rx_r(1);
69      if PARITY = "NONE" then
70        state <= "1100";
71      elsif PARITY = "ODD" then
72        state <= "1010";
73      else
74        state <= "1011";
75      end if;
76    end if;
77   when "1010" => -- parity_odd
78    sample_cnt <= sample_cnt + 1;

```

```

79  if sample_cnt >= 7 and rx_r(1) = not odd
80  → then
81    sample_cnt <= 0;
82    state <= "1100";
83  end if;
84  when "1011" => -- parity_even
85    sample_cnt <= sample_cnt + 1;
86    if sample_cnt >= 7 and rx_r(1) = odd then
87      sample_cnt <= 0;
88      state <= "1100";
89  end if;
90  when "1100" => -- stop1
91    if STOP = 1 then
92      sample_cnt <= sample_cnt + 1;
93      if sample_cnt >= 7 then
94        sample_cnt <= 0;
95        state <= "0000";
96        rx_data <= rx_data_r;
97        rx_data_vld_r <= '1';
98      end if;
99    else
100      sample_cnt <= sample_cnt + 1;
101      if sample_cnt >= 7 and rx_r(1) = '1'
102      → then
103        state <= "1101";
104        sample_cnt <= 0;
105      end if;
106    end if;
107  when "1101" => -- stop2
108    sample_cnt <= sample_cnt + 1;
109    if sample_cnt >= 7 then
110      sample_cnt <= 0;
111      state <= "0000";
112      rx_data <= rx_data_r;
113      rx_data_vld_r <= '1';
114    end if;
115    when others => null;
116  end case;

```

The transmitting part of UART is similar with receiving part, so it's omitted in the report.

### I. Encrypt and Decrypt

The Feistel cipher is a symmetric block cipher that uses a series of rounds to transform plaintext into ciphertext. The same structure is used for both encryption and decryption. This report summarizes the mathematical principles of the Feistel cipher.

The **encryption** process of the Feistel cipher involves the following steps:

- Given a 16-bit key  $K$ , four 8-bit subkeys  $K_1, K_2, K_3, K_4$  are generated:

$$K_i = \text{left\_rotate}(K, 4i)[15 : 8] \oplus i \quad (1)$$

- The plaintext  $P$  is divided into two 8-bit halves  $L_0$  and  $R_0$ . For 4 rounds, the following operations are performed:

$$L_i = R_{i-1}, \quad R_i = L_{i-1} \oplus F(R_{i-1}, K_i) \quad (2)$$

where  $F(R, K) = \text{rotate\_left}((R \oplus K) + 5, 1)$ .

- The ciphertext  $C$  is formed by concatenating the final halves:

$$C = R_4 \parallel L_4 \quad (3)$$

The **decryption** process of the Feistel cipher is similar to the encryption process but operates in reverse order. The steps are as follows:

- Starting from the ciphertext  $C$ :

$$R_4 = C_{15:8}, \quad L_4 = C_{7:0} \quad (4)$$

- For 4 rounds, the following operations are performed in reverse order:

$$R_{i-1} = L_i, \quad L_{i-1} = R_i \oplus F(L_i, K_i) \quad (5)$$

- The plaintext  $P$  is recovered by:

$$P = L_0 \parallel R_0 \quad (6)$$

The main functions are shown below:

For each encryption and decryption loop, we use a subkey to do the transformation, for more safety.

```

1 function GenerateSubkeys(input_key :
2   STD_LOGIC_VECTOR(15 downto 0)) return
3   subkey_array is
4     variable keys : subkey_array;
5     variable temp_key : STD_LOGIC_VECTOR(15 downto
6       0) := input_key;
7   begin
8     for i in 1 to NUM_ROUNDS loop
9       temp_key := temp_key(11 downto 0) &
10      temp_key(15 downto 12);
11       keys(i) := temp_key(15 downto 8) xor
12      std_logic_vector(to_unsigned(i, 8));
13     end loop;
14   return keys;
15 end function;
```

For safety concern, we use nonlinear transformation in encryption and decryption. In each loop, xor operation is performed between the subkey and half of the password.

```

1 function F(right : STD_LOGIC_VECTOR(7 downto 0);
2   key : STD_LOGIC_VECTOR(7 downto 0)) return
3   STD_LOGIC_VECTOR is
4     variable temp : unsigned(7 downto 0);
5     variable rotated : unsigned(7 downto 0);
6   begin
7     temp := unsigned(right) xor unsigned(key);
8     temp := temp + 5;
9     rotated := temp(6 downto 0) & temp(7);
10    return std_logic_vector(rotated);
11 end function;
```

With the functions above, the encryption and decryption operation can be easily done.

```

1 subkeys <= GenerateSubkeys(key);
2
3 process(clk)
4   variable i : integer;
5   variable temp_L, temp_R : STD_LOGIC_VECTOR(7
6     downto 0);
7 begin
8   if rising_edge(clk) then
9     left_round(0) <= plaintext(15 downto 8);
10    right_round(0) <= plaintext(7 downto 0);
11    for i in 1 to NUM_ROUNDS loop
12      temp_L := right_round(i-1);
13      temp_R := left_round(i-1) xor
14        F(right_round(i-1), subkeys(i));
15      left_round(i) <= temp_L;
16      right_round(i) <= temp_R;
17    end loop;
18  end if;
19 end process;
20
21 ciphertext <= right_round(NUM_ROUNDS) &
22   left_round(NUM_ROUNDS);
```

### III. RESULT AND ANALYSIS

#### A. States

For the four states (set password, check password, lock, unlock), we have different seven segment display effect, led display, buzzer result, and bluetooth result.




Fig. 7: Process of Password Operations

#### B. Encrypt and Decrypt

Testing the encryption and decryption module by testbench, we can verify that both the modules are right, and text after decryption is the same as the plain text.

We test three sets of data:

```

1 constant test_vectors : test_array_type := (
2   (plaintext => x"1234", key => x"ABCD"),
3   (plaintext => x"5678", key => x"1111"),
4   (plaintext => x"9ABC", key => x"FFFF")
5 );
```

The testbench can automatically test all the cases:

```

1 test_process : process
2 begin
3   for i in test_vectors'range loop
4     plaintext <= test_vectors(i).plaintext;
5     key <= test_vectors(i).key;
6     wait for clk_period * 10;
7     if decrypted = test_vectors(i).plaintext
8       then
9       report " Result      : PASS" severity
10      note;
```

```

9      else
10         report " Result      : FAIL" severity
11             & error;
12     end if;
13     wait for clk_period * 2;
14   end loop;
15   report "All tests finished.";
16   wait;
17 end process;

```




Fig. 8: Simulation Result of Encryption and Decryption

It works very quickly, which shows the hardware acceleration capabilities of FPGA.

### C. Bluetooth

In simulation, we test many cases:

```

1 constant test_data : test_data_array := (
2   x"AA", x"1F", x"55", x"88", x"FF", x"37", x"7E",
3   & x"2B", x"4D", x"9A"
4 );

```

To validate the function, we connect rx and tx, and run uart\_en, uart\_rx, uart\_tx together.

```

-- UART receiver module instantiation
uart_rx_inst : uart_rx
  generic map(
    PARITY => "NONE",
    STOP => 1
  )
  port map(
    clk => clk,
    rst => rst,
    rx_en => rx_en,
    tx_en => tx_en,
    rx => loopsignal, -- Connect RX to loopback
    & signal
    rx_data => rx_data,
    rx_end => rx_end,
    rx_data_vld => rx_data_vld
  );
-- UART transmitter module instantiation
uart_tx_inst : uart_tx
  generic map(
    PARITY => "NONE",
    STOP => 1
  )
  port map(
    clk => clk,
    rst => rst,
    tx_data_vld => tx_data_vld,
    tx_data => tx_data,
    tx_en => tx_en,
    tx_ack => tx_ack,
    tx => loopsignal -- Connect TX to loopback
    & signal
  );
-- Test process
test_process : process
begin
  -- Initialize
  rst <= '1'; -- Start the system
  wait for CLK_PERIOD;

```

```

39   rst <= '0'; -- Hold reset
40   wait for CLK_PERIOD;
41   rst <= '1'; -- Release reset
42   wait for CLK_PERIOD;
43
44   -- Test UART transmit and receive (loopback)
45   report "Starting UART loopback test";
46
47   -- Loop through test data array
48   for i in test_data'range loop
49     -- Prepare data to send
50     tx_data <= test_data(i);
51     tx_data_vld <= '1';
52     wait until tx_ack = '1'; -- Wait for
53       & transmitter to acknowledge
54     tx_data_vld <= '0';
55     -- Wait for the received data to be valid
56     wait until rx_data_vld = '1';
57     wait for BIT_PERIOD; -- Wait for the next
58       & bit
59   end loop;
60
61   -- End simulation
62   report "Simulation completed successfully";
63   wait;
64 end process;

```




Fig. 9: Simulation of Bluetooth

The module can successfully transmit and receive data. In real-world experiments, the module can transmit signals by UART. On the application side on the phone, it can receive the message "00".



Fig. 10: Bluetooth Message Received on the Phone



Fig. 11: Bluetooth Module Operate Normally

### D. Buzzer

The purpose of the buzzer module is to play different sounds in different states. Here, two main states are considered: an

alarm is played when the password is entered incorrectly, and music is played when the password is entered correctly.

We tested the above two situations respectively. Here, the variable *mode* represents 0 when the alarm is playing and 1 when the music is playing. To more clearly reflect the pitch of the played notes, here we directly output the pitch itself instead of output the changing signal with a certain frequency.

The testbench is shown as follows.

```

1  architecture tb of top_tb is
2      signal clk_in: std_logic := '0';
3      signal reset_in: std_logic := '1';
4      signal mode: std_logic := '0';
5      signal key_in: std_logic_vector(2 downto 0);
6      constant clk_period: time := 10 ns;
7
8      component buzzer is
9          port
10             (
11                 clk_in:in std_logic;
12                 reset_in :in std_logic;
13                 mode:in std_logic;
14                 keyin: out std_logic_vector(2 downto 0)
15             );
16     end component;
17
18 begin
19     uut: buzzer
20         port map (
21             clk_in => clk_in,
22             reset_in => reset_in,
23             mode => mode,
24             keyin => key_in
25         );
26     clk_gen: process
27     begin
28         clk_in <= '0';
29         wait for clk_period/2;
30         clk_in <= '1';
31         wait for clk_period/2;
32     end process clk_gen;
33
34     stimulus: process
35     begin
36         reset_in <= '1';
37         wait for 10000 ns;
38         reset_in <= '0';
39         wait for 10000 ns;
40         reset_in <= '1';
41
42         mode <= '0';
43         wait for 100000 ns;
44         mode <= '1';
45         wait for 100000 ns;
46         mode <= '0';
47         wait for 100000 ns;
48
49         wait;
50     end process stimulus;
51 end tb;
```




Fig. 12: Simulation of Buzzer

According to the simulation results, our buzzer module responds correctly in both scenarios. When the *mode* is set to 0, the output node is 7, which represents the alert signal. When the *mode* is 1, the output node outputs the sequence 1 – 3 – 5 – 7 iteratively, representing our custom-designed melody.

#### IV. CONCLUSION

In this project, the development of a smart combination lock system has been successfully accomplished, integrating multiple advanced functionalities to enhance security and user experience. The system supports comprehensive features including:

- **Password Management:** Users can set and modify passwords with ease, ensuring customizable security.
- **Encrypted Storage:** Passwords are stored in an encrypted format to protect user data against unauthorized access.
- **Password Verification:** The system verifies user-entered passwords, allowing access only when the correct password is provided.
- **Anti-Brute Force Protection:** After a predefined number of failed attempts, the system triggers security measures to prevent brute force attacks.
- **Bluetooth Remote Alarm:** The system is equipped with Bluetooth connectivity, enabling the owner to receive remote alarm notifications in case of unauthorized attempts.
- **Sound Alarm:** A built-in buzzer module generates an audible alarm to alert the owner of suspicious activity.

The system architecture is modular, comprising submodules dedicated to distinct functionalities. This modular design facilitates easy maintenance, scalability, and future upgrades.

Furthermore, the project demonstrates an effective use of VHDL for state machine control, clock management, and peripheral integration. The design showcases robust system reliability and offers an excellent balance between security and usability. Overall, this smart combination lock serves as a practical and secure solution for safeguarding personal property.

Finally, future enhancements to this project may include:

- Adding a touchscreen or keypad interface for improved user interaction.
- Integrating a fingerprint sensor to enhance the security of the system.