Introduction to GPU programming with CUDA

Dr. Juan C ZunigaUniversity of Saskatchewan, WestGrid

UBC Summer School, Vancouver. June 12th, 2018








Outline

- Overview of GPU computing
 - a. what is a GPU?
 - b. GPU architecture
 - c. GPU programming approaches
- CUDA programming model
 - a. data parallelism
 - b. thread hierarchy
 - c. memory model
- Synchronicity in CUDA
 - a. task timeline (kernels, transfers, CPU computations)
 - b. concurrency
 - c. streams and events (synchronization)
- Profiling and optimization of CUDA kernels
 - a. Instrumenting code, and the NVIDIA profiler
 - b. occupancy (memory latency, stalls)
 - c. branching, iterations, loops



Outline




- 1. Analyze problem
- 2. Define Algorithm
- 3. Serial Implementation
- 4. GPU implementation
- 5. Profiling/Optimization?

GPU Architecture


GPU Programming Model / Execution Model


GPU Architecture



Streaming Multiprocessor SM3


GPU Architecture






Shared mem and L1 cache:

- The fastest memory you can have
- Shared is managed by the programer, L1 is like CPU cache
- Shared is visible to all compute threads running on SM
- L1 could cache global and/or local memory
- No coherency for L1 cache!!!



L2 cache:


- Visible to all SMs
- There is coherency for L2
- Global coherency is not guaranteed since L2 caches global and local memory
- Two threads should not modify the same global memory element



Device memory:

- Global + Local + Constant
- Is off-chip. Like the RAM for CPU (also called VRAM in graphics/video cards)
- Order of magnitude slower than in-chip memory
- Two orders of magnitude more latency

GPU Memory structure / Registers



Registers:

- 32 or 64 bits per register
- Lots of them on each SM
- Assigned at compile time
- Superfast (no latency)
- Local memory used as register spill

What should I care for ?

- For starters: Global Memory and Shared Memory
- Constant memory
- Register count (and local memory), Shared memory Occupancy
- Your data structure to ensure well use of cache (texture memory)

NVIDIA Pascal P100 specs

We can use CUDA API... cudaGetDeviceProperties()

Programming Models

Programming Model

- Sequential (SISD)
- Data Parallelism (SIMD)
- Task Parallelism (MIMD)

Execution Model

- Pipeline, Out of order
- SIMD machines
- Multi threads/cores

The programming model could respond to 2 questions:


- How many streams of instructions you have
- 2 How many streams of data you have

The execution model = the way the architecture is organized to implement the programming model

Programming Models / SISD / SIMD


Programming Model

- Sequential (SISD)
- Data Parallelism (SIMD)
- Task Parallelism (MIMD)



Execution Model

- Pipeline, Out of order
- SIMD machines
- Multi threads/cores




Programming Models / MIMD / SPMD


Programming Model

- Sequential (SISD)
- Data Parallelism (SIMD)
- Task Parallelism (MIMD)

Execution Model

- Pipeline, Out of order
- SIMD machines
- Multi threads/cores






Programming Models / MIMD / SPMD


Programming Model

- Sequential (SISD)
- Data Parallelism (SIMD)
- Task Parallelism (MIMD)



Execution Model

- Pipeline, Out of order
- SIMD machines
- Multi threads/cores



Execution Models / Instruction cycle




Instruction Cycle:

- Fetch instruction
- Decode instruction
- Execute with registers
- Access memory
- Write back to registers

Latency: amount of time that an instruction takes to complete Throughput: number of instructions completed per unit of time

Execution Models / Pipelining



Latency = 5 cycles, Throughput = 0.2 IPC Functional units for every stage of the instruction cycle allows Pipelining (Instruction level Parallelism)



Latency = 5 cycles, Throughput = 1 IPC !!!

Execution Models / Pipelining

Pipeline Hazards...

- Control Hazards
- Data Hazards
- Structural Hazards


All sort of creative solutions:

- Multiple functional units (specialized)
- Cache for data and cache for instructions
- Our of order execution
- Forwarding
- Branch prediction

Still very hard to keep the pipeline without stalls !!! The alternative: to introduce another level of parallelism,


Thread level parallelism







Multithreading can be: coarse-grained, fine-grained, or simultaneous


Coarse grained (single core)






Multithreading can be: coarse-grained, fine-grained, or simultaneous









Multithreading can be: coarse-grained, fine-grained, or simultaneous

Coarse grained (single core)







Multithreading can be: coarse-grained, fine-grained, or simultaneous

C3 A1 **B1** C1 A2 B2 C2 **A3 B3 A4 B4** C4 Fine grained (single core) **A5 C5** A6 **B6** C6 18 cycles


B5



Multithreading can be: coarse-grained, fine-grained, or simultaneous




Fine grained (single core)




Multithreading can be: coarse-grained, fine-grained, or simultaneous

Simultaneous (single core)



13 cycles





Multithreading can be: coarse-grained, fine-grained, or simultaneous

Simultaneous (multiple cores)


A1	A2	А3			A4			A5	A6	
B1			B2		В3	B4		B5		В6
C1	C2			СЗ	C4		C5	C6		

13 cycles

Back to GPUs...

Programming Model


- Sequential (SISD)
- Data Parallelism (SIMD)
- Task Parallelism (MIMD)



Execution Model

- Pipeline, Out of order
- SIMD machines
- Multi threads/cores

Fine grained (single core)







$$A = [a1, a2, a3, a4]$$

 $B = [b1, b2, b3, b4]$
 $C = A + B$

$$A = [a1, a2, a3, a4]$$

 $B = [b1, b2, b3, b4]$
 $C = A + B$

```
data_type A[4]={...}
data_type B[4]={...}
data_type C[4]
For k = 1..4:
C[k] = A[k] + B[k]
```

$$A = [a1, a2, a3, a4]$$

 $B = [b1, b2, b3, b4]$
 $C = A + B$

```
data_type A[4]={...}
data_type B[4]={...}
data_type C[4]
For k = 1..4:
C[k] = A[k] + B[k]
```

```
Ld R1,mem(Ak)
Ld R2,mem(Bk)
Add R0,R1,R2
St R0,mem(Ck)
repeat four times...
```

$$A = [a1, a2, a3, a4]$$

 $B = [b1, b2, b3, b4]$
 $C = A + B$

```
data_type A[4]={...}
data_type B[4]={...}
data_type C[4]
For k = 1..4:
C[k] = A[k] + B[k]
```

```
Ld R1,mem(Ak)
Ld R2,mem(Bk)
Add R0,R1,R2
St R0,mem(Ck)
repeat four times...
```

```
VLd VR1,mem(A)
VLd VR2,mem(B)
VAdd VR0,VR1,VR2
VSt VR0,mem(C)
```

$$A = [a1, a2, a3, a4]$$

 $B = [b1, b2, b3, b4]$
 $C = A + B$

```
data_type A[4]={...}
data_type B[4]={...}
data_type C[4]
For k = 1..4:
C[k] = A[k] + B[k]
```

```
Ld R1,mem(Ak)
Ld R2,mem(Bk)
Add R0,R1,R2
St R0,mem(Ck)
repeat four times...
```

```
VLd VR1,mem(A)
VLd VR2,mem(B)
VAdd VR0,VR1,VR2
VSt VR0,mem(C)
```

The compilers could generate vector instructions (AVX, AVX2) Automatic vectorization, optimization -O2 -O3


$$A = [a1, a2, a3, a4]$$

 $B = [b1, b2, b3, b4]$
 $C = A + B$

```
data_type A[4]={...}
data_type B[4]={...}
data_type C[4]
For k = 1..4:
C[k] = A[k] + B[k]
```

```
Ld R1,mem(Ak)
Ld R2,mem(Bk)
Add R0,R1,R2
St R0,mem(Ck)
repeat four times...
```

Or you could program thinking on vectors and/or data parallelism...



$$A = [a1, a2, a3, a4]$$

 $A = 2A + 3$

VLd VRO,mem(A) VMul VRO,VRO,2 VAdd VRO,VRO,3 VSt VRO,mem(A)

FU1	Ld1	Mul1	Add1	St1		
FU2	Ld2	Mul2	Add2	St2		
FU3	Ld3	Mul3	Add3	St3		
FU4	Ld4	Mul4	Add4	St4		
Array machine						


Ld)
Mul)
Add	
St)

Ld1	Ld2	Ld3	Ld4				
	Mul1	Mul2	Mul3	Mul4			
		Add1	Add2	Add3	Add4		
			St1	St2	St3	St4	
Vector machine							


$$A = [a1, a2, a3, a4]$$

 $A = 2A + 3$

VLd VRO,mem(A) VMul VRO,VRO,2 VAdd VRO,VRO,3 VSt VRO,mem(A)









$$A = [a1, a2, a3, a4]$$

 $A = 2A + 3$

VLd VRO,mem(A))
VMul VRO, VRO, 2	2
VAdd VRO, VRO, 3	3
VSt VRO,mem(A))


FU1	Ld1	Mul1	Add1	St1		
FU2	Ld2	Mul2	Add2	St2		
FU3	Ld3	Mul3	Add3	St3		
FU4	Ld4	Mul4	Add4	St4		
Array machine						








Execution Models / SIMD Machines




12 elements/vector. 4 lanes. Execute Ld, Mul, Add and St


Execution Models / SIMD Machines




12 elements/vector. 4 lanes. Execute Ld, Mul, Add and St



Execution Models / SIMD Machines



12 elements/vector. 4 lanes. Execute Ld, Mul, Add and St




Back to GPUs...



Back to GPUs...


Programming Model

- Sequential (SISD)
- Data Parallelism (SIMD)
- Task Parallelism (MIMD)



Execution Model


- Pipeline, Out of order
- SIMD machines
- Multi threads/cores



Back to GPUs...


Programming Model

- Sequential (SISD)
- Data Parallelism (SIMD)
- Task Parallelism (MIMD)




Execution Model

- Pipeline, Out of order
- SIMD machines
- Multi threads/cores




SIMT programming/execution model






SIMT programming/execution model






Thread hierarchy

- Threads are organized in three-dimensional blocks.
- A block is entirely assigned to a single streaming Multiprocessor.
- A block is subdivided in warps of 32 threads.
- All threads in a warp run in lockstep.
- Blocks are organized in a three-dimensional grid of blocks.



Thread hierarchy

- Threads are organized in three-dimensional blocks.
- A block is entirely assigned to a single streaming Multiprocessor.
- A block is subdivided in warps of 32 threads.
- All threads in a warp run in lockstep.
- Blocks are organized in a three-dimensional grid of blocks.



Thread hierarchy and memory model


Memory type	Lives in	Managed by	Scope in host	Scope in device	Lifetime
Global	Device memory L1/L2 cache	programer (and the system)	read & write cudaMemCpy	All threads	Application lifetime
Constant	Device memory constant cache	programer (and the system)	read & write cudaMemCpy	All threads (read only)	Application lifetime
Registers	SM register file	Compiler	not visible	Per thread	Lifetime of Thread
local	Device memory L1/L2 cache	Compiler (as register spill)	not visible	Per thread	Lifetime of Thread
Shared	SM shared Memory	programer	not visible	All threads in the block	Lifetime of the block


NVIDIA Pascal P100 specs


We can use CUDA API... cudaGetDeviceProperties()


Global memory































Shared memory

