
#### FIT1047 PASS WEEK 5

CPU, Sequential Circuit, Combinational Circuit

Memory and I/O

MARIE (Subroutine and Indirect Addressing)

### **Von Neumann architecture**



- Registers store temp results & moves instructions and data around.
- ALU performs actual calculations (+, x, logical operations)
- CU coordinates components, e.g. switch "read" to "write", instruct ALU.

### Fetch-decode-execute

The Fetch-Execute Cycle: What's Your Computer Actually Doing?


### What's a distinctive feature of Von Neumann architecture?

Program instructions and data are stored in the same memory.


## **Combinational circuit**

• Output depends on inputs - circuit computes a simple function of inputs.

Half adders	<ul> <li>Adds 2 one-bit inputs, A and B.</li> <li>It has 2 outputs, Result and Carry-out.</li> </ul>
Full adders	<ul> <li>Adds 3 one-bit inputs, often written as A, B, and C<sub>in</sub></li> <li>A and B are the operands, and C<sub>in</sub> is a bit carried in from the previous less-significant stage.</li> <li>2 outputs, Result and Carry-out.</li> </ul>
Ripple-carry adders	<ul> <li>Several full adders combined to perform longer bits addition</li> <li>Example: add two 3-bit numbers by constructing a chain of 3 full adders.</li> </ul>




### Decoders



- Activate 1 output (unary representation) based on a binary number.
- **n** inputs produces **2**<sup>n</sup> outputs.

		1	ruth 1	Table	•		
	Α	В	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	
Γ	0	0	1	0	0	0	
	0	1	0	1	0	0	
	1	0	0	0	1	0	
	1	1	0	0	0	1	


# Encoders



- **One-hot** to binary converter.
- only one bit is "hot" or TRUE (1) at any time.

	Inputs				tputs
$D_3$	$D_2$	$D_1$	D <sub>0</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1
0	0	0	0	х	Х

# Multiplexers




- Select **one** of several inputs based on the selector.
- n selection inputs, determines which one of the 2<sup>n</sup> data inputs to pick.

Data 0	Data 1	Selector	Output
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1


## **Sequential circuits**

- Output depends on *sequence* of inputs
- 'remember past' by passing output back into input feedback loop



- Store single bit of data
- Set/Reset stage: Q always follows S.
- Q and Q' should always be opposite, hence invalid (forbidden) state when they are the same.

Stage	S	R	Q	Q'
Remains	0	0	1	0
previous value			0	1
Reset	0	1	0	1
Set	1	0	1	0
Invalid	1	1	0	0



- 2 inputs: stored bit & signal (read/write)
- 1 output: bit currently stored

Write signal	Output
0	Unaffected by input
1	Same as input

# Briefly explain the concept of a flipflop circuit. Name a computer component where a flipflop is used. (3%)

A flipflop is a sequential circuit that can store one bit of information, and the stored information can be read and changed at a later point in time. It can be used to implement registers.

# Briefly explain the difference between sequential and combinational circuits. (3%)

The output of a sequential circuit depends on previous inputs (e.g. a flipflop). The output of a combinational circuit only depends on its current inputs, i.e., it simply computes a Boolean function of the inputs.

## Memory

Decimal Prefix (SI)	Value	Value (1000)	Binary Prefix (IEC)	Value	Value (1024)
kilo (k)	10 <sup>3</sup>	1000	kibi (ki)	2 <sup>10</sup>	1024
mega (M)	10 <sup>6</sup>	1000 <sup>2</sup>	mebi (Mi)	2 <sup>20</sup>	1024 <sup>2</sup>
giga (G)	10 <sup>9</sup>	1000 <sup>3</sup>	gibi (Gi)	2 <sup>30</sup>	1024 <sup>3</sup>
tera (T)	10 <sup>12</sup>	10004	tebi (Ti)	2 <sup>40</sup>	1024 <sup>4</sup>
peta (P)	10 <sup>15</sup>	1000 <sup>5</sup>	pebi (Pi)	2 <sup>50</sup>	1024 <sup>5</sup>
exa (E)	10 <sup>18</sup>	1000 <sup>6</sup>	exbi (Ei)	2 <sup>60</sup>	1024 <sup>6</sup>
zetta (Z)	10 <sup>21</sup>	1000 <sup>7</sup>	zebi (Zi)	2 <sup>70</sup>	1024 <sup>7</sup>
yotta (Y)	10 <sup>24</sup>	10008	yobi (Yi)	2 <sup>80</sup>	10248

- Byte-addressable 1 memory location stores 1 byte.
- Word-addressable 1 memory location stores 1 word (word depends on CPU)
- 「log<sub>2</sub> n l bits needed to address n different addresses.

	NO. OF BYTES	NO. OF ADDRESSES	NO. OF BITS
Byte-addressable	2 <sup>n</sup>	2 <sup>n</sup>	n
16-bit word addressable	2 <sup>n</sup>	2 <sup>n</sup> /2=2 <sup>n-1</sup>	n-1
32-bit word addressable	2 <sup>n</sup>	2 <sup>n</sup> /4=2 <sup>n-2</sup>	n-2

# How many bits are in 32 Gibit? (Give answer in power of 2)

1 gibit =  $2^{30}$  bits

 $32 \times 2^{30} = 2^5 \times 2^{30} = 2^{35}$  bits

# How many bits are needed to to address 2 gibibytes in a word-addressable architecture, where 1 word is 4 bytes?

2 gibibytes =  $2 \times 2^{30}$  bytes =  $2^{31}$  bytes

1 address holds 4 bytes ( $2^2$  bytes), therefore we need  $2^{31}$  /  $2^2$  =  $2^{29}$  different addresses, ranging from 0 ...  $2^{29}$  - 1.

Total bits needed =  $\lceil \log_2 2^{29} \rceil$  = 29 bits.

## RAM

- RAM modules made up of multiple chips
- Each chip has fixed size (no. of locations x no. of bits per location)

Compute the total number of bits in the following chips based on their size.

2K x 8	2K x 8 = $2 \times 2^{10}$ locations <b>x</b> 8 bits per location = $2 \times 2^{10}$ <b>x</b> $2^{3}$ bits in total = $2^{1+10+3}$ bits in total = $2^{14}$ bits per chip
2M x 16	2M x 16 = $2 \times 2^{20}$ locations <b>x</b> 16 bits per location = $2 \times 2^{20}$ <b>x</b> $2^4$ bits in total = $2^{1+20+4}$ bits in total = $2^{25}$ bits per chip

# I/O Access Methods - How to communicate with I/O?


	Ме	emory-mapped	Instruction-based
I/O r	I/O registers "mapped" into "address space" of CPU.		CPU has special instructions to read from/write to particular I/O devices.
	MEMORY I/O	ADDRESS BUS  DATA BUS  CONTROL BUS	ADDRESS BUS  DATA BUS  I/O DEVICE  MEMORY  MEMORY  LING CONTROL LINES
<ul> <li>New instructions not needed</li> <li>Simple - device deals with fewer instructions</li> </ul>		e - device deals with	<ul> <li>Use reduced address width for I/O addresses than memory addresses</li> <li>Hardware circuits are simpler because of limited I/O ports.</li> </ul>
•	<ul> <li>Cannot use "mapped" addresses for memory anymore</li> <li>Overall amount of usable memory reduces (unavailable addresses)</li> <li>Programs may accidentally access I/O</li> </ul>		Compared to memory-mapped I/O, more instructions are required to complete the same task.

# I/O Control Methods - When to do I/O?

Programmed I/O (software responsible)	<ul> <li>Checks for I/O new data periodically</li> <li>Simple (no extra hardware)</li> <li>Full control polling - prioritise certain I/Os</li> <li>CPU constantly busy (to check for I/O)</li> </ul>
Interrupt-based I/O (hardware responsible)	<ul> <li>Hardware notifies CPU when new I/O data available</li> <li>CPU interrupts the program and jumps to a special subroutine to process I/O request, then continues as normal.</li> <li>Programmers don't need to be aware of I/O.</li> </ul>
Direct Memory Access (DMA) I/O	<ul> <li>CPU delegates memory transfer operations to a dedicated controller</li> <li>Example: hard disk controller copies file directly from disk to RAM; graphic cards fetch image directly from RAM → CPU free to do other work!</li> <li>CPU and DMA share the same data bus - only 1 performs memory transfer at a time.</li> </ul>

# **MARIE - Indirect Addressing**

Loadl X	Loads value stored at address of address X into AC	
JnS X	Stores PC at address X and jumps to X+1	
Jumpl X	Uses value at X as the address to jump to	



### **MARIE - Subroutine**

Simple example: Print value X using subroutine PrintX.

```
JnS PrintX // subroutine
1
    Halt
 2
 3
   PrintX,
                Hex 000 // store return address
4
                 Load X
5
6
                Output
7
                // Exit subroutine PrintX
8
9
                 JumpI PrintX
10
11 X, Dec 19
```

- 1. **Stores PC at address PrintX** JnS stores address of next instruction (line 2) in return address at line 4 (to be used later to restore program execution)
- 2. **Jumps to PrintX+1** It jumps to instruction immediately below PrintX label (line 5)
- 3. Performs subroutine (line 5 to 8) like a normal function call code.
- 4. **Uses value at PrintX as the address to jump to** loads address stored at PrintX label, and stores it to PC register. This is the return address earlier (line 2).

# Exercise: Write a MARIE program that performs exponential calculations with base and power inputs.

MARIE file (.mas) has been attached in email. Here's the Python code for reference:

```
# subroutines
                                         def mult(a,b):
def exp(base, power):
                                            multres = 0
  res = 1
                                            while b > 0:
  while power > 0:
                                               multres = multres + a
     res = mult(res,base)
                                               b = b - 1
     power = power - 1
                                            return multres
  return res
                                          # main program
                                          if name == " main ":
                                            base = int(input())
                                            power = int(input())
                                            res = exp(base, power)
                                            print(res)
```