```
2 p3, p2, p4,
3 p12, p10, p8, p6, p16, p14);
       endmodule
                                                                                                                                                                                                                                                                                                              assign {p12, p10, p8, p6} = (sel = 0) ? cnt[15:12]: (sel = 1) ? cnt[11:8]: (sel = 2) ? cnt[7:4]:
                                                                    always@(posedge f4m)
    if (p4)
        flag2 = 1;
                                                                                                                                                                                                                                                                      always@(posedge f4m)
                                                                                                                                                                                                                                                                                                                                                                       reg[15:0] cnt;
                                                                                                                                                                                                                                                                                                                                                                                       output p12, p10, p8, p6, p16, p14;
                                                                                                                                                                                                                                                                                                                                                                                              input f4m, p3, p2, p4;
                                                                                                                                                                                                                                                                                      assign \{p16, p14\} = sel;
                                                                                                                                                                                                                                                                                                       cnt[3:0];
                                                                                                                                                                                                                                                                                                                                                      reg flag, flag2;
                                                                                                                                                                                                                                                                                                                                                               reg[1:0] sel;
                                                               else
                                                                                                                                                                                                                                                else
                                                                                                                                                                                                                                                               if (p3)
                                              begin
                                                                                                                                                                                                                                                        cnt = 0;
                                                      if (flag2)
                                                                                                                                                                                                                       else
                                                                                                                                                                                                                                      if (p2)
                                                                                                        end
                              sel = sel + 1;
                                       flag2 = 0;
                                                                                                                                                                                                       begin
                                                                                                                                                                                                              if (flag)
                                                                                                                                                                                                                               flag = 1;
                                                                                                                       else
                                                                                                                                                                                       flag = 0;
if (cnt = 16'h9999)
                                                                                                                                       else if (cnt[3:0] = 4'h9)
                                                                                                                                                       else if (cnt[7:0] = 8'h99)
                                                                                                                                                                       else if (cnt[11:0] = 12'h999)
                                                                                                               cnt = cnt + 1;
                                                                                                                               cnt = cnt + 16'h0007;
                                                                                                                                               cnt = cnt + 16'h0067;
                                                                                                                                                                cnt = cnt + 16'h0667;
                                                                                                                                                                                cnt = 0;
```

1 module cpld1(f4m,

•

```
l module cpld2(f4m, 2194, p4, p2, p14, p13, 3 p7, p3, p5, p9, p15, p19, p16, p18, p6, p20, p1); 4 p17, p3, p5, p9, p15, p19, p16, p18, p6, p20, p1); 5 input f4m, p10, p4, p2, p14, p13; 6 output p7, p3, p5, p9, p15, p19, p16, p18, p6, p20, p1; 7 wire en; 9 assign p6 = (t = 18'h1fff); 10 assign p1 = (ip13) & (ip14); 11 assign p1 = (ip13) & (ip14); 12 assign en = i(p2 & p4 & p10); 13 assign en = i(p2 & p4 & p10); 14 reg[17:0] t; 15 always@(posedge f4m) 16 if (-en) t = 0; 17 else t = t + (t ≠ 18'h3fff); 19 reg[16:0] c; 19 c(c[16:15] = 0)? 4'b1110; 19 c(c[16:15] = 2)? 4'b1110; 19 c(c[16:15] = 2)? 4'b1101; 19 c(c[16:15], p2, p4, p10) = 5'b00110)? 4'b1111; 19 c(c[16:15], p2, p4, p10) = 5'b00110)? 5'b00110)? 9: 10 c(c[16:15], p2, p4, p10) = 5'b01101)? 9: 10 c(c[16:15], p2, p4, p10) = 5'b01101)? 9: 10 c(c[16:15], p2, p4, p10) = 5'b01101)? 6'b01101; 10 c(c[16:15], p2, p4, p10) = 5'b01101)? 6'b01101; 10 c(c[16:15], p2, p4, p10) = 5'b01101)? 7'b01101; 10 c(c[16:15], p2, p4
```

```
•
1 module cpld3(clr,
2 p19, p21, p5, p22, p7, p20,
3 p11, p12, p14, p15, p16, p17, p8, p4,
            endmodule
                                                                                                                                                   assign {p11, p12, p14, p15, p16, p17} = hour;
                                                                                                                                                                                                                   assign p8 = p20 ? ip5 \& p22 : p7; assign p4 = p20 ? 0 : p22;
                                                                                                                                                                                                                                                                       always@(posedge p22) ip5 = p5;
always@(posedge p22) ip21 = p21;
                                                                                                                                                                                                                                                                                                                                   input clr, p19, p21, p5, p22, p7, p20; output p11, p12, p14, p15, p16, p17, p8, p4, p6;
                                                                                                                            always@(posedge clr or posedge clk)
                                                                                                                                                                              reg[5:0] hour;
                                                                                                                                                                                                         assign p6 = p20 ? 1 : p7;
                                                                                                                                                                                                                                             assign clk = p20 ? ip21 & p22 : p19;
                                                                                                                                                                                                                                                                                                reg ip5, ip21;
                                                                                                                                                                                                                                                                                                                         wire clk;
                                                                                        else
                                                                                                                if (clr)
                                                                                                  hour = 0;
                                                 else if (hour = 6'h09) hour = 6'h10;
                                                            else if (hour = 6'h19) hour = 6'h20;
                                                                          if (hour = 6'h23) hour = 0;
                                    else hour = hour + 1;
                                                                                                                                                                                                                                                                                                                                                                            , p6);
```