

```

1 module cpld1(f4m,
2 p3, p2, p4,
3 p12, p18, p8, p6, p16, p14);
4
5     input f4m, p3, p2, p4;
6     output p12, p18, p8, p6, p16, p14;
7
8     reg [15:0] cnt;
9     reg [1:0] sel;
10    reg flag, flag2;
11
12    assign {p12, p18, p8, p6} =
13    (sel == 0) ? cnt[15:12]:
14    (sel == 1) ? cnt[11:8]:
15    (sel == 2) ? cnt[7:4]:
16    cnt[3:0];
17
18    assign {p16, p14} = sel;
19
20    always@(posedge f4m)
21        if (p3)
22            cnt = 0;
23        else
24            if (p2)
25                flag = 1;
26            else
27                if (flag)
28                    begin
29                        flag = 0;
30                        if (cnt == 16'h9999)
31                            cnt = 0;
32                        else if (cnt[11:0] == 12'h999)
33                            cnt = cnt + 16'h6667;
34                        else if (cnt[7:0] == 8'h99)
35                            cnt = cnt + 16'h0667;
36                        else if (cnt[3:0] == 4'h9)
37                            cnt = cnt + 16'h0067;
38                        else
39                            cnt = cnt + 1;
40                    end
41
42    always@(posedge f4m)
43        if (p4)
44            flag2 = 1;
45        else
46            if (flag2)
47                begin
48                    flag2 = 0;
49                    sel = sel + 1;
50                end
51
52 endmodule
53

```

```

1 module cpld2(f4m,
2 p18, p4, p2, p14, p13,
3 p7, p3, p5, p9, p15, p19, p16, p18, p6, p28, p1);
4
5     input f4m, p18, p4, p2, p14, p13;
6     output p7, p3, p5, p9, p15, p19, p16, p18, p6, p28, p1;
7     wire en;
8
9     assign p6 = (t == 18'h1ffff);
10    assign p28 = (t == 18'h2ffff);
11    assign p1 = (p13) & (p14);
12    assign en = !(p2 & p4 & p18);
13
14    reg [17:0] t;
15    always@(posedge f4m)
16        if (~en) t = 0;
17        else t = t + (t != 18'h3ffff);
18
19    reg [16:0] c;
20    always@(posedge f4m)
21        if (~en) c = c + 1;
22
23    assign {p15, p19, p16, p18} =
24    c[16:15] == 0 ? 4'b1110:
25    c[16:15] == 1 ? 4'b1101:
26    c[16:15] == 2 ? 4'b1011:
27    4'b0111;
28
29    assign {p7, p3, p5, p9} =
30    ((c[16:15], p2, p4, p18) == 5'b00011) ? 0:
31    ((c[16:15], p2, p4, p18) == 5'b00101) ? 4:
32    ((c[16:15], p2, p4, p18) == 5'b00110) ? 8:
33    ((c[16:15], p2, p4, p18) == 5'b01011) ? 1:
34    ((c[16:15], p2, p4, p18) == 5'b01101) ? 5:
35    ((c[16:15], p2, p4, p18) == 5'b01110) ? 9:
36    ((c[16:15], p2, p4, p18) == 5'b10101) ? 2:
37    ((c[16:15], p2, p4, p18) == 5'b10111) ? 6:
38    ((c[16:15], p2, p4, p18) == 5'b11011) ? 3:
39    ((c[16:15], p2, p4, p18) == 5'b11101) ? 7:
40    0;
41
42 endmodule
43

```

```

1 module cpld3(clk,
2 p19, p21, p5, p22, p7, p28,
3 p11, p12, p14, p15, p16, p17, p8, p4, p6);
4
5     input clk, p19, p21, p5, p22, p7, p28;
6     output p11, p12, p14, p15, p16, p17, p8, p4, p6;
7     wire clk;
8
9     reg ip5, ip21;
10    always@(posedge p22) ip5 = p5;
11    always@(posedge p22) ip21 = p21;
12
13    assign clk = p28 ? ip21 & p22 : p19;
14    assign p8 = p28 ? ip5 & p22 : p7;
15    assign p4 = p28 ? 0 : p22;
16    assign p6 = p28 ? 1 : p7;
17
18    reg [5:0] hour;
19
20    assign {p11, p12, p14, p15, p16, p17} = hour;
21
22    always@(posedge clk or posedge clk)
23        if (clk)
24            hour = 0;
25        else
26            if (hour == 6'h23) hour = 0;
27            else if (hour == 6'h19) hour = 6'h28;
28            else if (hour == 6'h09) hour = 6'h18;
29            else hour = hour + 1;
30
31 endmodule
32

```