

Lab 2 : MultiCycle Performance

Authors:

Connor Wilson

Professor:

Dr. Maria Pantoja

CPE333

Summer 2026

July 6, 2026

Contents

0.1	Matrix Multiplication Performance	2
0.1.1	Procedure	2
0.1.2	Results	2
0.2	Testall Performance	7
0.2.1	Procedure	7
0.2.2	Results	7
0.3	Notes	10
0.3.1	RARS	10




Figure 4: Waveform and Timing of TC 3x3 mat

$$\begin{aligned}
 t_{execution} &= t_{end} - t_{start} \\
 &= 107.730\mu s - 2.290\mu s \\
 &= 105.44\mu s
 \end{aligned}$$

$$\begin{aligned}
 n_{CLK_Cycles} &= \frac{t_{execution}}{T_{CLK}} \\
 &= \frac{105.44\mu s}{10ns} \\
 &= 10,544
 \end{aligned}$$

TC 10x10




Figure 5: Results Matrix "C" before instruction execution.




Figure 6: Waveform and Timing of TC 10x10 mat

$$\begin{aligned}
 t_{execution} &= t_{end} - t_{start} \\
 &= 3.69321ms - 0.00229ms \\
 &= 3.69092ms
 \end{aligned}$$

$$\begin{aligned}
 n_{CLK_Cycles} &= \frac{t_{execution}}{T_{CLK}} \\
 &= \frac{3.69092ms}{10ns} \\
 &= 369,092
 \end{aligned}$$

TC 16x16




Figure 7: Results Matrix "C" before instruction execution.




Figure 8: Waveform and Timing of TC 16x16 mat

$$\begin{aligned}
 t_{execution} &= t_{end} - t_{start} \\
 &= 14.82665ms - 0.0022900ms \\
 &= 14.82436ms
 \end{aligned}$$

$$\begin{aligned}
 n_{CLK_Cycles} &= \frac{t_{execution}}{T_{CLK}} \\
 &= \frac{14.82665ms}{10ns} \\
 &= 1,482,436
 \end{aligned}$$

MatrixMult Summary





Figure 9: CLK Cycles vs. Number of Elements in the Matrix

Power and utilization are the same for each matrix testcase.



0.2 Testall Performance

0.2.1 Procedure

- 1. Load the testall mem file onto the multicycle otter. It should be noted that Diego’s testall program worked well such that the Basys3 board also gave LED and sseg indicators that the system was working.
- 2. Capture the same waveforms, cpu execution time, power, and area utilization.

0.2.2 Results




Figure 12: Uploading the testall memory

Timing

Clock Summary			
Name	Waveform	Period (ns)	Frequency (MHz)
sys_clk_pin	{0.000 5.000}	10.000	100.000

Figure 13: Clock Speed




Figure 14: Target Instruction Address for Timing Intervals in Test_All_Debug.txt

The loop label was used for measurement because the testall program returns to this after running all tests.




Figure 15: Measured Start Timestamp




Figure 16: Measured End Timestamp

$$\begin{aligned}
 t_{execution} &= t_{end} - t_{start} \\
 &= 550,250ns - 1,170ns \\
 &= 549,080ns
 \end{aligned}$$

$$\begin{aligned}
 n_{CLK_Cycles} &= \frac{t_{execution}}{T_{CLK}} \\
 &= \frac{549080ns}{10ns} \\
 &= 54,908
 \end{aligned}$$

Note that the number above is not the number of instructions executed.

Other Metrics




Figure 17: Power Summary of Testall on Basys3




Figure 18: Utilization Summary of Testall

0.3 Notes

0.3.1 RARS




Figure 19: RARS Memory Config Settings




Figure 20: RARS Memory Dump Config




Figure 21: Stack Pointer set after Data Segment