

Sobel Filter on FPGA

Authors:
WhisperingRock

Professor:

Class:
Quarter:
September 8, 2026

Contents

Contents	1
1 Theory of the Sobel Operator	2
1.1 Grayscale Operator	2
1.2 Sobel Operator	2
2 System Architecture	3
3 FPGA IP	4
3.1 Line Buffer	4
3.2 Convolution	6
3.2.1 Design	6
3.3 Image Control Unit	8
3.4 Image Control Top	12
3.4.1 Output Buffer	12
3.4.2 AXI Bus	12
3.4.3 Design Questions	13
3.4.4 Testing	15
3.4.5 Result Questions	16
4 Results	17
5 Analysis	18
6 Conclusion	19
7 Appendix	20
7.1 SystemVerilog	20
7.1.1 Line Buffer	20
7.1.2 Convolution	23
7.1.3 Image Control Unit	26
8 References	31

Chapter 1

Theory of the Sobel Operator

1.1 Grayscale Operator

This implementation requires that the RGB image (TODO img type) be flattened into a single intensity value (a grayscale value). This can be done with a few methods.

- Average :

$$p = \frac{R + G + B}{3}$$

- ITU-R B.709 Luminance

$$p = 0.2126R + 0.7152G + 0.0722B$$

I opt'd to use Luminance for its accepted standard.

1.2 Sobel Operator

Uses two 3x3 kernels which are convolved with the original (grayscale) image to calculate approximations of the derivatives. Each kernel, one for horizontal change and one for vertical change, performs a low pass Gaussian filtering $\begin{bmatrix} 1 & 2 & 1 \end{bmatrix}$ as well a discrete differentiation $\begin{bmatrix} +1 & 0 & -1 \end{bmatrix}$ on each pixel of the image.

$$\mathbf{G}_x = \begin{bmatrix} +1 & 0 & -1 \\ +2 & 0 & -2 \\ +1 & 0 & -1 \end{bmatrix} = \begin{bmatrix} 1 \\ 2 \\ 1 \end{bmatrix} \begin{bmatrix} +1 & 0 & -1 \end{bmatrix}$$

$$\mathbf{G}_y = \begin{bmatrix} +1 & +2 & +1 \\ 0 & 0 & 0 \\ -1 & -2 & -1 \end{bmatrix} = \begin{bmatrix} +1 \\ 0 \\ -1 \end{bmatrix} \begin{bmatrix} 1 & 2 & 1 \end{bmatrix}$$

Consider the resulting components :

- Magnitude :

$$\mathbf{G} = \sqrt{\mathbf{G}_x^2 + \mathbf{G}_y^2}$$

- Direction of gradient :

$$\Theta = \arctan \left(\frac{\mathbf{G}_y}{\mathbf{G}_x} \right)$$

The results of the operator produce a cheap edge detector that performs some smoothing while retaining a DC gain of 1. For the scope of this project, I'm only using the magnitude.

Chapter 2

System Architecture

Chapter 3

FPGA IP

3.1 Line Buffer

The LineBuffer is designed to ...

- incrementally collect individual input pixel values into the internal storage, using *DIN_AVAIL* and *DIN*, on each clock cycle. *DIN_AVAIL* enables writes while also moving the write pointer to the next position.
- always output a 3 pack of neighbor pixels to *DOUT*, only updating and shifting on a clock'd *DOUT_AVAIL*.
- naturally rollover internal readPtr and writePtr to 512 count (pixels) or reset to zero using *RST*. One might consider the buffer circular using the rollover.

Notes:

- Need at least three writes at or ahead of readPtr before using output data to avoid reading junk.




Figure 3.1: LineBuffer Block




Figure 3.2: LineBuffer Visualized

3.2 Convolution

The Convolution module is designed to ...

- Perform a single matrix multiplication as part of convolving the image with the kernel filter.

The kernels used were :

Unity Gain Box Blurr

$$k = \frac{1}{9} \begin{bmatrix} 1 & 1 & 1 \\ 1 & 1 & 1 \\ 1 & 1 & 1 \end{bmatrix}$$

Sobel X-axis

$$k = \begin{bmatrix} 1 & 0 & -1 \\ 2 & 0 & -2 \\ 1 & 0 & -1 \end{bmatrix}$$

Sobel Y-axis

$$k = \begin{bmatrix} 1 & 2 & 1 \\ 0 & 0 & 0 \\ -1 & -2 & -1 \end{bmatrix}$$

3.2.1 Design

Always:

$$sum = \sum_{i=0}^8 m[i] * k[i]$$

CLK:

$$\text{Result} = \begin{cases} \text{Result} & , \text{ if } \overline{\text{MATRIX_VALID}} \\ \begin{cases} 0 & , \text{ if } sum < 0 \\ 255 & , \text{ if } sum > 255 \\ \frac{sum}{div} & , \text{ else} \end{cases} & , \text{ if } \text{MATRIX_VALID} \end{cases}$$

$$\text{RESULT_VALID} = \text{MATRIX_VALID}$$




Figure 3.6: Convolution Block




Figure 3.7: Convolution Visualized




Figure 3.8: Convolution RTL

- Code :
- Convolution.sv [7.3](#)
 - Convolution_tb.sv [7.4](#)

3.3 Image Control Unit

The IMU is designed to :

- Orchestrate which LineBuffer is to receive incoming pixel data through the use of counters and indexes `pixelCounter` and `currWrLineBuff`. `pixelCounter` is the current pixel for the row and `currWrLineBuff` indicates which LineBuffer is receiving the incoming data.
- Orchestrate which LineBuffers are contributing to the exported 3x3 matrix window through the use of counters and indexes `windowCounter` and `currRdLineBuff`. `windowCounter` is the window's left-most pixel in reference to a row of pixels. Said another way, incrementing this variable slides the 3x3 window right by one pixel and resets after reaching 511 pixels. `currRdLineBuff` controls which combination of LineBuffer outputs are used to create the window s.t. incrementing this variable shifts the 3x3 window down by one pixel.
- Ensure there are at least three rows of pixel data in the buffer before sliding the output window. This is tracked using `currBufferedPixels` and the FSM logic.

NOTE : I really need to use UVM encapsulation/sanitization for testing this module. The read and write pointers do not line up and there is no way to erase the memory contents of the line buffers with reset. That would probably take a considerable effort to do such a thing. . .




Figure 3.9: IMU Block




Figure 3.10: IMU Data Importing Visualized




Figure 3.11: IMU Data Exporting Visualized




Figure 3.12: IMU Visualized in another way




Figure 3.13: IMU CLK Sync'd Flowchart




Figure 3.14: IMU FSM




Figure 3.15: IMU RTL

Code :

- ImageControlUnit.sv [7.5](#)
- ImageControlUnit_tb.sv [7.6](#)

3.4 Image Control Top

The Image Control Top module is designed to :

- ...




Figure 3.16: IM Top Block





Figure 3.17: IM Top Hardware

3.4.1 Output Buffer


The module now has a 2-depth FIFO output buffer, supplied by Vivado IP, but why? Well, the FIFO is useful because the filter pipeline could produce result pixels at a different rate than the downstream could accept them. Without the buffer, the convolution block could overwrite its previous result before it is read. Fortunately for us, this scenario is more likely than the entire pipeline stalling out but that could still occur.

While the current simulation is not connecting the full indicator, this will be useful for regulating the pipeline back pressure.

3.4.2 AXI Bus



(a) 3 line buffers




(b) 4 line buffers

Figure 3.19: Simulation start between 3 and 4 prefilled LineBuffers


Observations between these starting waveforms:

- Both begin outputting result pixel data and reach the RD_BUFFER state.
- Only 4LB accepts imgData by keeping imgDataValid high but 3LB lowers this signal. This is our 4th row being written to the buffer.
- Both waveforms reach a net buffer count of three rows (1536) in currBufferedPixels but the 3LB doesn't retain this number. 3LB decreases in net pixel count because it is no longer importing data while exporting, something of a triangle wave of net buffered pixels.
- No interrupt signals are present for both signals during this startup.


Lastly, lets consider the waveforms at the crossover between FSM logic.



(a) 3 line buffers : RD to IDLE



(b) 3 line buffers : IDLE to RD



(c) 4 line buffers

Figure 3.20: Simulation start between 3 and 4 prefilled LineBuffers

3.4.4 Testing

The kernel used was the box blur which averages all neighboring pixels with a gain of 1.

$$K = \frac{1}{9} \begin{bmatrix} 1 & 1 & 1 \\ 1 & 1 & 1 \\ 1 & 1 & 1 \end{bmatrix}$$




Figure 3.21: I/O of image




Figure 3.22: Offset on Output Image

Observations

- Output image (b) is blurred
- Output image (b) has a black pixel boarder on the top and right sides of the picture.
- Difference image (d) gives a much better depiction of the high-frequency details that were removed than image (c). The pixels are also uniform throughout the image as well, which is not the case in (c).

3.4.5 Result Questions

Q:Why was the entire output image shifted?

Chapter 4

Results

Chapter 5

Analysis

Chapter 6

Conclusion

Chapter 7

Appendix

7.1 SystemVerilog

7.1.1 Line Buffer

Listing 7.1: LineBuffer.sv

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 08/31/2026 09:16:29 AM
7  // Design Name:
8  // Module Name: LineBuffer
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:    Gathers a single row (512) of pixel data, one pixel at a time,
13 //                and outputs a single row (3) for a 3x3 kernel. The input_avail
14 //                signal indicates the next pixel is ready to be read and the
15 //                output_avail indicates the downstream module is ready for a
16 //                kernel window slide.
17 //
18 //                How to use :
19 //                - Fill the row largely unrestricted but prevent rollover until ready for new row
20 //                - Only slide kernel row when sobel operation has finished that that position
21 //                - reset can also be used rather than rollover to start a new row/window
22 //
23 // Dependencies:
24 //
25 // Revision:
26 // Revision 0.01 - File Created
27 // Additional Comments:
28 //
29 ///////////////////////////////////////////////////////////////////
30
31
32 module LineBuffer
33 # (parameter int unsigned PWIDTH      = 512,
34   int unsigned PHEIGHT      = 512,
35   int unsigned WPTR_BIT     = 9,      // 2^9 = 512
36   int unsigned RPTR_BIT     = 9
37 )
38 (
39   input logic          CLK_i,
40   input logic          RST_i,
41   input logic [7:0]    DIN_i,
42   input logic          DIN_AVAIL_i,    // input data ready to be read/sent to this mod
43   input logic          DOUT_AVAIL_i,   // output data ready to be read/recieved from this mod
44   output logic [23:0]  DOUT_o         // packing 3 byte/pixels into a single word. Not using packed
45   array to reduce dimension
46 );
47
48 // ~~~~ local params/alloc ~~~~
49 logic [7:0]    line [0:PWIDTH-1];    // line contains 512 (bytes) pixels
50 logic [WPTR_BIT - 1:0] writePtr;      // 9 bits covers 512 pixel width (2^9)
51 logic [RPTR_BIT - 1:0] readPtr;
52
53 // ~~~~ sync logic ~~~~
54 always_ff @(posedge CLK_i)
55 begin
56
57   // ~~ priority 0 : reset r/w ptrs to zero place ~~
58   if(RST_i) begin
59     writePtr    <= 0;
60     readPtr     <= 0;
61   end
62
63   // ~~ priority 1 : read/write ~~
64   else begin
65
66     // ~ Store pixel i in row/line when available ~
67     if(DIN_AVAIL_i == 1'b1) begin
68       line[writePtr] <= DIN_i;
69       writePtr      <= writePtr + 1'b1;
70     end
71
72     // ~ Slide the kernel window (this row in particular) right 1 when prompted ~
73     if(DOUT_AVAIL_i == 1'b1) begin
74       readPtr      <= readPtr + 1'b1;
```

```

75         end
76     end
77
78     end
79
80     // ~~~~ comb logic ~~~~
81     assign DOUT_o = {line[readPtr], line[readPtr + 2'b01], line[readPtr + 2'b10]}; // pack 3 pixels for
        kernel row
82
83 endmodule

```

Listing 7.2: LineBuffer_tb.sv

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 08/31/2026 10:33:22 AM
7  // Design Name:
8  // Module Name: LineBuffer_tb
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module LineBuffer_tb();
24
25     // ~~~~ imports ~~~~
26     import tb_utils_pkg::*;
27
28     // ~~~~ local param/allocs ~~~~
29     // ~~ ports ~~
30     logic          clk;
31     logic          reset;
32     logic [7:0]    din;
33     logic          din_avail;
34     logic          dout_avail;
35     logic [23:0]   dout;
36
37     // ~~ consts ~~
38     localparam int unsigned PIXELWIDTH  = 8;    // smaller for ease of testing
39     localparam int unsigned PIXELHEIGHT = 8;
40     localparam int unsigned WPTR_BIT    = $clog2(PIXELWIDTH);
41     localparam int unsigned RPTR_BIT    = $clog2(PIXELWIDTH);
42
43     // ~~ testing ~~
44     testcase          tc;
45     logic [31:0]      tnum;
46     bit [PIXELWIDTH-1:0][7:0] arr;
47
48
49     // ~~~~ module instances ~~~~
50     LineBuffer
51     #(
52         .PWIDTH(PIXELWIDTH),
53         .PHEIGHT(PIXELHEIGHT),
54         .WPTR_BIT(WPTR_BIT),
55         .RPTR_BIT(RPTR_BIT)
56     )
57     uut
58     (
59         .CLK_i(clk),          // 1'b
60         .RST_i(reset),        // 1'b
61         .DIN_i(din),          // 8'b
62         .DIN_AVAIL_i(din_avail), // 1'b
63         .DOUT_AVAIL_i(dout_avail), // 1'b
64         .DOUT_o(dout)         // 24'b
65     );
66
67     // ~~~~ heartbeat (10ns) ~~~~
68     always begin
69         #5;
70         clk <= !clk;
71     end
72
73     // ~~~~ testing ~~~~
74     initial begin
75
76         // ~~ class instances ~~
77         tc = new();
78
79         // ~~ defaults ~~
80         clk = 1'b0;
81         reset = 1'b1;
82         din = 8'h00;
83         din_avail = 1'b0;
84         dout_avail = 1'b0;
85         #100;
86         reset = 1'b0;
87         #5;
88
89
90         // ~~ TC1 ~~
91         tc.new_test("Filling Line");
92         tnum = tc.get_testnum();
93
94         arr = 64'h08_07_06_05_04_03_02_01;

```

```

95     din_avail    = 1'b1;
96
97     tc.print_subtest("2/3 of writes");
98     din          = arr[0];
99     #5;
100    assert(dout == {arr[0], 16'hXX_XX})           else tc.err("DOUT error");
101    #5;
102
103    din          = arr[1];
104    #5;
105    assert(dout == {arr[0], arr[1], 8'hXX})       else tc.err("DOUT error");
106    #5;
107
108    tc.print_subtest("Disable write");
109    din_avail    = 1'b0;
110    din          = arr[2];
111    #5;
112    assert(dout == {arr[0], arr[1], 8'hXX})       else tc.err("DOUT error");
113    #5;
114
115    tc.print_subtest("Re-enable write for 3/3 writes");
116    din_avail    = 1'b1;
117    #5;
118    assert(dout == {arr[0], arr[1], arr[2]})      else tc.err("DOUT error");
119    #5;
120
121    tc.print_subtest("Full buffer prevents new data");
122    din          = arr[3];
123    #5;
124    assert(dout == {arr[0], arr[1], arr[2]})      else tc.err("DOUT error");
125    #5;
126    tc.test_done();
127
128
129    // ~~ TC2 ~~
130    tc.new_test("Reset ptrs");
131    tnum          = tc.get_testnum();
132    reset         = 1'b1;
133    din_avail     = 1'b0;
134    dout_avail    = 1'b0;
135    #10;
136
137    // overwrite first 3 spots with zeros
138    reset         = 1'b0;
139    din_avail     = 1'b1;
140    din           = 8'h00;
141    #30;
142    assert(dout == {24'h00_00_00})                 else tc.err("DOUT error");
143    tc.test_done();
144
145    // ~~ TC3 ~~
146    tc.new_test("Fill to top, then empty");
147    tnum          = tc.get_testnum();
148    // place writePtr back to zero
149    reset         = 1'b1;
150    #10;
151    reset         = 1'b0;
152    din_avail     = 1'b1;
153    dout_avail    = 1'b0;
154
155    // fill
156    din           = arr[0];
157    #10;
158    din           = arr[1];
159    #10;
160    din           = arr[2];
161    #10;
162
163    // fill
164    for(int i = 3; i < PIXELWIDTH; i++) begin
165        $display("|-%d", i);
166        din        = arr[i];
167        #5;
168        assert(dout == {arr[0], arr[1], arr[2]})   else tc.err("DOUT static error");
169        #5;
170    end
171
172    // empty
173    din_avail     = 1'b0;
174    dout_avail    = 1'b1;
175    for(int i = 3; i < PIXELWIDTH; i++) begin
176        $display("|-%d", i);
177        #5;
178        assert(dout == {arr[i-2], arr[i-1], arr[i]}) else tc.err("DOUT emptying error");
179        #5;
180    end
181
182    #5;
183    assert(dout == {arr[PIXELWIDTH-2], arr[PIXELWIDTH-1], arr[0]}) else tc.err("DOUT 2/3
        full error");
184    #10;
185    assert(dout == {arr[PIXELWIDTH-1], arr[0], arr[1]})           else tc.err("DOUT 1/3
        full error");
186    #10;
187    assert(dout == {arr[0], arr[1], arr[2]})                       else tc.err("DOUT empty
        error");
188    #5;
189
190    tc.test_done();
191
192
193    // ~~ TC4 ~~
194    tc.new_test("R/W synch'd rollover");
195    tnum          = tc.get_testnum();
196
197    reset         = 1'b1;
198    #10;
199    reset         = 1'b0;

```

```

200         din_avail      = 1'b1;
201         dout_avail     = 1'b0;
202
203         for (bit [7:0] i = 0; i < PIXELWIDTH; i = i + 1'b1) begin
204             din = i;
205             #10;
206         end
207
208         din = 8'hFF; // should be placed into the first idx if rollover is correct
209         #5;
210         assert(dout == {8'hFF, 8'h01, 8'h02})           else tc.err("DOUT error");
211         #5;
212
213
214         tc.test_done();
215
216
217
218
219     end
220
221
222 endmodule

```

7.1.2 Convolution

Listing 7.3: Convolution.sv

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 08/31/2026 07:34:11 PM
7  // Design Name:
8  // Module Name: Convolution
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //           Input Mat LSB is element zero!!!!
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22 module Convolution
23 #(
24     parameter logic          FILTER = 0
25 )
26 (
27     input logic              CLK_i,
28     input logic [71:0]      MATRIX_i,           // 3x3 = 9 pixels, 8 bits each
29     input logic              MATRIX_VALID_i,     // input ready for import
30     output logic [7:0]       RESULT_o,
31     output logic              RESULT_VALID_o     // result ready for export
32 );
33
34 // ~~~~ local param/alloc/const ~~~~
35
36 localparam signed [8:0] pixelmin = 0;
37 localparam signed [8:0] pixelmax = 255;
38
39 // box blurr
40 logic signed [23:0] sum_comb;
41 logic signed [23:0] temp_result;
42 logic [15:0] div;
43 assign div = (FILTER == 0) ? 16'd9 : 16'd1;
44
45 localparam logic signed [7:0] K_BOX [0:8] =
46 '{
47     8'd1, 8'd1, 8'd1,
48     8'd1, 8'd1, 8'd1,
49     8'd1, 8'd1, 8'd1
50 };
51
52 // sobel
53 logic signed [23:0] sum_x, sum_y;
54 logic signed [23:0] tmp_x, tmp_y;
55 localparam signed [23:0] sobel_thresh = 4000;
56 localparam logic signed [7:0] K_SOBEL_X [0:8] =
57 '{
58     1, 0, -1,
59     2, 0, -2,
60     1, 0, -1
61 };
62 localparam logic signed [7:0] K_SOBEL_Y [0:8] =
63 '{
64     1, 2, 1,
65     0, 0, 0,
66     -1, -2, -1
67 };
68
69
70
71 // ~~~~ async logic ~~~~
72 // Note : will perform only once til new data flows in
73 always_comb begin
74
75     // ~~ sanitize between kernel operations ~~
76     sum_comb = '0;
77     sum_x = '0;
78     sum_y = '0;
79

```



```

80
81 // ~~ box blurr filter ~~
82 if(FILTER == 0) begin
83 // ~~ compute kernel sum per CLK ~~
84 for(int i = 0; i < 9; i++) begin
85     sum_comb += K_BOX[i] * $signed({1'b0, MATRIX_i[i*8 +: 8]});
86
87     end
88 end
89
90 // ~~ sobel filter ~~
91 else begin
92 // ~~ compute kernel sum per CLK ~~
93 for(int i = 0; i < 9; i++) begin
94     sum_x += K_SOBEL_X[i] * $signed({1'b0, MATRIX_i[i*8 +: 8]});
95     sum_y += K_SOBEL_Y[i] * $signed({1'b0, MATRIX_i[i*8 +: 8]});
96
97     end
98 end
99
100 end
101
102 // ~~~~ sync logic ~~~~
103 always_ff @(posedge CLK_i) begin
104
105     RESULT_VALID_o <= MATRIX_VALID_i; // result likely ready if
106     input is
107
108     if(MATRIX_VALID_i) begin
109         // box filter
110         if(FILTER == 0) begin
111             temp_result <= sum_comb / div;
112
113             // pixel clipping
114             if(temp_result < pixelmin) begin RESULT_o <= 8'd0; end // floor clip
115             else if(temp_result > pixelmax) begin RESULT_o <= pixelmax; end // or ceil
116             clip
117             else begin RESULT_o <= temp_result; end // or apply
118             gain factor
119         end
120
121         // sobel filter
122         else begin
123             tmp_x <= $signed(sum_x) * $signed(sum_x); // Gx ^ 2
124             tmp_y <= $signed(sum_y) * $signed(sum_y); // Gy ^ 2
125             temp_result <= $signed(tmp_x) + $signed(tmp_y); // Gx^2 + Gy^2
126
127             // Avoid square root and use threshold instead
128             if(temp_result < sobel_thresh) begin RESULT_o <= pixelmin; end
129             else begin RESULT_o <= pixelmax; end
130
131         end
132     end
133 end
134
135 endmodule

```

Listing 7.4: Convolution_tb.sv

```

1 'timescale 1ns / 1ps
2 // ~~~~~
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 09/01/2026 08:47:08 AM
7 // Design Name:
8 // Module Name: Convolution_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 // ~~~~~
21
22
23 module Convolution_tb();
24
25 // ~~~~ imports ~~~~
26 import tb_utils_pkg::*;
27
28
29 // ~~~~ local param/allocs ~~~~
30 // ~~ ports ~~
31 logic clk;
32 logic [71:0] mat;
33 logic mat_valid;
34 logic [7:0] result1, result2;
35 logic result_valid1, result_valid2;
36 // ~~ consts ~~
37 localparam logic signed [7:0] K_BOX [0:8] =
38 '{
39     1, 1, 1,
40     1, 1, 1,
41     1, 1, 1
42 };
43

```

```

44 localparam logic signed [7:0] K_SOBEL_X [0:8] =
45 '{
46     1, 0, -1,
47     2, 0, -2,
48     1, 0, -1
49 };
50
51
52 // ~~ testing ~~
53 testcase tc;
54 logic [31:0] tnum;
55
56
57 // ~~~~ module instances ~~~~
58 Convolution
59 #(
60     .FILTER(1'b0)
61 )
62 UUT_BOX
63 (
64     .CLK_i(clk),
65     .MATRIX_i(mat),
66     .MATRIX_VALID_i(mat_valid),
67     .RESULT_o(result1),
68     .RESULT_VALID_o(result_valid1)
69 );
70
71 Convolution
72 #(
73     .FILTER(1'b1)
74 )
75 UUT_SOBEL_X
76 (
77     .CLK_i(clk),
78     .MATRIX_i(mat),
79     .MATRIX_VALID_i(mat_valid),
80     .RESULT_o(result2),
81     .RESULT_VALID_o(result_valid2)
82 );
83
84
85 // ~~~~ heartbeat (10ns) ~~~~
86 always begin
87     #5;
88     clk <= !clk;
89 end
90
91
92 // ~~~~ testing ~~~~
93 initial begin
94
95     // ~~ class instances ~~
96     tc = new();
97
98     // ~~ defaults ~~
99     clk = 1'b1;
100     mat = 72'h00_00_00_00_00_00_00_00_00;
101     mat_valid = 1'b1;
102     #100;
103
104
105     // ~~ TC1 ~~
106     tc.new_test("1's Mat");
107     tnum = tc.get_testnum();
108     mat = 72'h01_01_01_01_01_01_01_01_01;
109     #11;
110     assert(result1 == {8'h01}) else tc.err("BoxBlur result error");
111     assert(result_valid1 == {1'b1}) else tc.err("BoxBlur result_valid error");
112     assert(result2 == {8'h00}) else tc.err("SobelX result error");
113     assert(result_valid1 == {1'b1}) else tc.err("SobelX result_valid error");
114     #9;
115     tc.test_done();
116
117
118     // ~~ TC2 ~~
119     tc.new_test("Floor Mat");
120     tnum = tc.get_testnum();
121     mat = 72'h00_00_00_00_00_00_00_00_00;
122     #11;
123     assert(result1 == {8'h00}) else tc.err("BoxBlur result error");
124     assert(result_valid1 == {1'b1}) else tc.err("BoxBlur result_valid error");
125     assert(result2 == {8'h00}) else tc.err("SobelX result error");
126     assert(result_valid2 == {1'b1}) else tc.err("SobelX result_valid error");
127     #9;
128     tc.test_done();
129
130
131     // ~~ TC3 ~~
132     tc.new_test("5's Mat");
133     tnum = tc.get_testnum();
134     mat = 72'h05_05_05_05_05_05_05_05_05;
135     #11;
136     assert(result1 == {8'h05}) else tc.err("BoxBlur result error");
137     assert(result_valid1 == {1'b1}) else tc.err("BoxBlur result_valid error");
138     assert(result2 == {8'h00}) else tc.err("SobelX result error");
139     assert(result_valid2 == {1'b1}) else tc.err("SobelX result_valid error");
140     #9;
141     tc.test_done();
142
143
144     // ~~ TC4 ~~
145     tc.new_test("Ceiling Mat");
146     tnum = tc.get_testnum();
147     mat = 72'hFF_FF_FF_FF_FF_FF_FF_FF_FF;
148     #11;
149     assert(result1 == {8'hFF}) else tc.err("BoxBlur result error");
150     assert(result_valid1 == {1'b1}) else tc.err("BoxBlur result_valid error");
151     assert(result2 == {8'h00}) else tc.err("SobelX result error");
152     assert(result_valid2 == {1'b1}) else tc.err("SobelX result_valid error");
153     #9;

```

```

152         tc.test_done();
153
154         // ~~ TC5 ~~
155         tc.new_test("Identity Mat");
156         tnum = tc.get_testnum();
157         mat = 72'h01_00_00___00_01_00___00_00_01;
158         #11;
159         assert(result1 === {8'h00})           else tc.err("BoxBlur result error");
160         assert(result_valid1 === {1'b1})       else tc.err("BoxBlur result_valid error");
161         assert(result2 === {8'h00})           else tc.err("SobelX result error");
162         assert(result_valid2 === {1'b1})       else tc.err("SobelX result_valid error");
163         #9;
164         tc.test_done();
165
166         // ~~ TC6 ~~
167         tc.new_test("3x Identity Mat");
168         tnum = tc.get_testnum();
169         mat = 72'h03_00_00___00_03_00___00_00_03;
170         #11;
171         assert(result1 === {8'h01})           else tc.err("BoxBlur result error");
172         assert(result_valid1 === {1'b1})       else tc.err("BoxBlur result_valid error");
173         assert(result2 === {8'h00})           else tc.err("SobelX result error");
174         assert(result_valid2 === {1'b1})       else tc.err("SobelX result_valid error");
175         #9;
176         tc.test_done();
177
178         // ~~ TC7 ~~
179         tc.new_test("Increasing Mat");
180         tnum = tc.get_testnum();
181         mat = 72'h01_02_03___04_05_06___07_08_09; // mat[0] = 09
182         #11;
183         assert(result1 === {8'h05})           else tc.err("BoxBlur result error");
184         assert(result_valid1 === {1'b1})       else tc.err("BoxBlur result_valid error");
185         assert(result2 === {8'h08})           else tc.err("SobelX result error");
186         assert(result_valid2 === {1'b1})       else tc.err("SobelX result_valid error");
187         #9;
188         tc.test_done();
189
190         // ~~ TC8 ~~
191         tc.new_test("Increasing Mat Reversed");
192         tnum = tc.get_testnum();
193         mat = 72'h09_08_07___06_05_04___03_02_01; // mat[0] = 01
194         #11;
195         assert(result1 === {8'h05})           else tc.err("BoxBlur result error");
196         assert(result_valid1 === {1'b1})       else tc.err("BoxBlur result_valid error");
197         assert(result2 === {8'h00})           else tc.err("SobelX result error");
198         // should be -8 but floor clip
199         assert(result_valid2 === {1'b1})       else tc.err("SobelX result_valid error");
200         #9;
201         tc.test_done();
202
203         // ~~ TC9 ~~
204         tc.new_test("Single-Centered 9");
205         tnum = tc.get_testnum();
206         mat = 72'h00_00_00___00_00_09___00_00_00;
207         #11;
208         assert(result1 === {8'h01})           else tc.err("BoxBlur result error");
209         assert(result_valid1 === {1'b1})       else tc.err("BoxBlur result_valid error");
210         assert(result2 === {8'd18})           else tc.err("SobelX result error");
211         assert(result_valid2 === {1'b1})       else tc.err("SobelX result_valid error");
212         #9;
213         tc.test_done();
214
215         // ~~ TC10 ~~
216         tc.new_test("New data not ready");
217         tnum = tc.get_testnum();
218         mat = 72'h00_00_00___00_09_00___00_00_00;
219         mat_valid = 1'b0;
220         #11;
221         assert(result1 === {8'h01})           else tc.err("BoxBlur result error");
222         assert(result_valid1 === {1'b0})       else tc.err("BoxBlur result_valid error");
223         assert(result2 === {8'd18})           else tc.err("SobelX result error");
224         assert(result_valid2 === {1'b0})       else tc.err("SobelX result_valid error");
225         #9;
226         tc.test_done();
227
228         // ~~ TC11 ~~
229         tc.new_test("Medium Range Numbers");
230         tnum = tc.get_testnum();
231         mat = 72'h81_81_81___81_81_81___81_81_81;
232         mat_valid = 1'b1;
233         #11;
234         assert(result1 === {8'h81})           else tc.err("BoxBlur result error");
235         assert(result_valid1 === {1'b1})       else tc.err("BoxBlur result_valid error");
236         assert(result2 === {8'd00})           else tc.err("SobelX result error");
237         assert(result_valid2 === {1'b1})       else tc.err("SobelX result_valid error");
238         #9;
239         tc.test_done();
240
241         end
242     endmodule

```

7.1.3 Image Control Unit

Listing 7.5: ImageControlUnit.sv

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date: 09/01/2026 09:44:53 AM
7  // Design Name:
8  // Module Name: ImageControlUnit
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:

```

```

12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////
21
22
23 module ImageControlUnit
24 # (parameter int unsigned PIXELWIDTH = 512,
25           int unsigned PIXELHEIGHT = 512)
26 (
27     input logic          CLK_i,
28     input logic          RST_i,
29     input logic          PIXEL_VALID_i,
30     input logic [7:0]    PIXEL_i,
31     output logic         MATRIX_VALID_o,
32     output logic [71:0]  MATRIX_o,
33     output logic         INTRR_o
34 );
35
36
37 // ~~~~ local wires/param/alloc/const ~~~~
38 typedef enum logic {IDLE, RD_BUFFER} read_state;
39 read_state rdState;
40
41 localparam logic [11:0] pixelsInThreeRows = PIXELWIDTH * 3;
42
43 // ~~ input pixel vars ~~
44 logic [8:0] pixelCounter; // index for pixel in row (designed to rollover)
45 logic [1:0] currWrLineBuff; // indicates how many rows(0-3) we've filled w/ pixels (
46 // designed to rollover)
47 logic [3:0] validInput; // dictates which LB gets to read
48
49 // ~~ output pixel vars ~~
50 logic [8:0] windowCounter; // kernel position on the width-axis
51 logic [1:0] currRdLineBuff; // kernel row grouping selector
52 logic [3:0] validOutput; // pairs w/ above to enable specific LBs to output their
53 // 3 pixels
54 logic [11:0] currBufferedPixels; // number of pixels currently in LBs
55
56 logic [23:0] lb0_o;
57 logic [23:0] lb1_o;
58 logic [23:0] lb2_o;
59 logic [23:0] lb3_o;
60
61
62 // ~~~~ instances ~~~~
63 LineBuffer #(PIXELWIDTH,PIXELHEIGHT) lb00
64 (
65     .CLK_i          (CLK_i),
66     .RST_i          (RST_i),
67     .DIN_i          (PIXEL_i),
68     .DIN_AVAIL_i    (validInput[0]),
69     .DOUT_AVAIL_i    (validOutput[0]),
70     .DOUT_o         (lb0_o)
71 );
72
73 LineBuffer #(PIXELWIDTH,PIXELHEIGHT) lb01
74 (
75     .CLK_i          (CLK_i),
76     .RST_i          (RST_i),
77     .DIN_i          (PIXEL_i),
78     .DIN_AVAIL_i    (validInput[1]),
79     .DOUT_AVAIL_i    (validOutput[1]),
80     .DOUT_o         (lb1_o)
81 );
82
83 LineBuffer #(PIXELWIDTH,PIXELHEIGHT) lb02
84 (
85     .CLK_i          (CLK_i),
86     .RST_i          (RST_i),
87     .DIN_i          (PIXEL_i),
88     .DIN_AVAIL_i    (validInput[2]),
89     .DOUT_AVAIL_i    (validOutput[2]),
90     .DOUT_o         (lb2_o)
91 );
92
93 LineBuffer #(PIXELWIDTH,PIXELHEIGHT) lb03
94 (
95     .CLK_i          (CLK_i),
96     .RST_i          (RST_i),
97     .DIN_i          (PIXEL_i),
98     .DIN_AVAIL_i    (validInput[3]),
99     .DOUT_AVAIL_i    (validOutput[3]),
100    .DOUT_o         (lb3_o)
101 );
102
103 // ~~~~ async logic ~~~~
104 assign validInput = {3'b000, PIXEL_VALID_i} << currWrLineBuff;
105
106
107 always_comb begin
108     case(currRdLineBuff)
109         2'b00 : begin
110             MATRIX_o = {lb2_o, lb1_o, lb0_o};
111             validOutput = {1'b0, {3{MATRIX_VALID_o}}};
112         end
113
114         2'b01 : begin
115             MATRIX_o = {lb3_o, lb2_o, lb1_o};
116             validOutput = {{3{MATRIX_VALID_o}}, 1'b0};
117         end

```

```

118
119     2'b10 : begin
120         MATRIX_o    = {lb0_o, lb3_o, lb2_o};
121         validOutput = {{2{MATRIX_VALID_o}}, 1'b0, MATRIX_VALID_o};
122     end
123
124     2'b11 : begin
125         MATRIX_o    = {lb1_o, lb0_o, lb3_o};
126         validOutput = {MATRIX_VALID_o, 1'b0, {2{MATRIX_VALID_o}}};
127     end
128
129     default : begin
130         MATRIX_o    = 24'd0;
131         validOutput = 4'd0;
132     end
133 endcase
134 end
135
136
137
138 // ~~~~ sync logic ~~~~
139 always_ff @(posedge CLK_i) begin
140
141     // ~~ priority 0 : reset clear ptrs and counters ~~
142     if(RST_i == 1'b1) begin
143         pixelCounter    <= 9'd0;
144         windowCounter   <= 9'd0;
145         currWrLineBuff  <= 2'd0;
146         currRdLineBuff  <= 2'd0;
147         currBufferedPixels <= 12'd0;
148
149         rdState         <= IDLE;
150         MATRIX_VALID_o  <= 1'b0;
151         INTRR_o         <= 1'b0;
152     end
153
154     // ~~ priority 1 : read or write data ~~
155     else begin
156
157         // ~ process incoming pixel data ~
158         if(PIXEL_VALID_i == 1'b1) begin
159
160             // move input pixel ptr to fill next spot
161             pixelCounter    <= pixelCounter + 1;
162
163             // max'd pixel counter rolls over and starts new row
164             if(pixelCounter == (PIXELWIDTH-1)) begin
165                 currWrLineBuff    <= currWrLineBuff + 2'b01;
166             end
167
168             // buffer gains a pixel if only "deposit" occurs
169             if(!MATRIX_VALID_o) begin currBufferedPixels    <= currBufferedPixels + 1; end
170         end
171
172         // ~ process outgoing window data ~
173         //if(writeOutEn) begin
174         if(MATRIX_VALID_o) begin
175
176             // move output window ptr to next spot
177             windowCounter    <= windowCounter + 1;
178
179             // max'd window counter rolls over and starts new row
180             if(windowCounter == (PIXELWIDTH-1)) begin
181                 currRdLineBuff    <= currRdLineBuff + 2'b01;
182             end
183
184             // buffer loses a pixel if only "withdraw" occurs
185             if(PIXEL_VALID_i == 1'b0) begin currBufferedPixels    <= currBufferedPixels - 1; end
186         end
187     end
188
189 end
190
191 // ~~ FSM logic ~~
192 case(rdState)
193
194     // ~ IDLE : dont output til buffer enough rows for a full kernel pass ~
195     IDLE : begin
196         if(currBufferedPixels >= pixelsInThreeRows) begin
197             rdState    <= RD_BUFFER;
198             MATRIX_VALID_o    <= 1'b1;
199             INTRR_o    <= 1'b0;
200         end
201     end
202
203     // ~ RD_BUFFER : output windows til the row end is reached ~
204     RD_BUFFER : begin
205         if(windowCounter == PIXELWIDTH-1) begin
206             rdState    <= IDLE;
207             MATRIX_VALID_o    <= 1'b0;
208             INTRR_o    <= 1'b1;
209         end
210     end
211 endcase
212 end
213
214 endmodule

```

Listing 7.6: ImageControlUnit_tb.sv

```

1 'timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 09/02/2026 01:38:35 PM
7 // Design Name:

```

```

8 // Module Name: ImageControlUnit_tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module ImageControlUnit_tb();
24
25 // ~~~~ imports ~~~~
26 import tb_utils_pkg::*;
27
28 // ~~~~ local param/allocs ~~~~
29 // ~ port ~
30 // ~ I ~
31 logic                                clk;
32 logic                                reset;
33 logic                                pvalid;
34 logic [7:0]                          pixel;
35 // ~ 0 ~
36 logic                                mvalid;
37 logic [71:0]                         mat;
38
39
40 // ~ const ~
41 localparam int unsigned PIXELWIDTH = 512;
42
43 // ~ test ~
44 testcase tc;
45 logic [31:0]                          tnum;
46 logic [71:0]                         mat_ans;
47
48 // ~~~~ instances ~~~~
49 ImageControlUnit
50 #(
51     .PIXELWIDTH          (512),
52     .PIXELHEIGHT         (512)
53 )
54 UUT
55 (
56     .CLK_i               (clk),
57     .RST_i               (reset),
58     .PIXEL_VALID_i       (pvalid),
59     .PIXEL_i             (pixel),
60     .MATRIX_VALID_o      (mvalid),
61     .MATRIX_o            (mat)
62 );
63
64 // ~~~~ heartbeat (10ns) ~~~~
65 always begin
66     #5;
67     clk <= !clk;
68 end
69
70
71 // ~~~~ testing ~~~~
72 initial begin
73
74     // ~ class instances ~
75     tc = new();
76
77     // ~ defaults ~
78     clk = 1'b1;
79     reset = 1'b1;
80     pvalid = 1'b0;
81     pixel = 8'h00;
82     #100;
83     reset = 1'b0;
84     #10;
85
86     // ~ TC1 ~
87     tc.new_test("3 uniform rows only");
88     tnum = tc.get_testnum();
89     uniform_fill_LineBuffer(255, 512, pixel, pvalid); // row 0
90     uniform_fill_LineBuffer(126, 512, pixel, pvalid); // row 1
91     uniform_fill_LineBuffer(7, 512, pixel, pvalid); // row 2
92
93     mat_ans = 72'h07_07_07___7E_7E_7E___FF_FF_FF;
94     wait(mvalid);
95
96     for(int i = 0; i < PIXELWIDTH; i++) begin
97         // $display("|-%d", i);
98         #5;
99         assert(mvalid == 1'b1) else tc.err("mvalid HIGH error");
100        assert(mat == mat_ans) else tc.err("mat error");
101        #5;
102    end
103
104    // ~ run out of data ~
105    #5;
106    mat_ans = 72'hXX_XX_XX___07_07_07___7E_7E_7E;
107    assert(mvalid == 1'b0) else tc.err("mvalid ending error");
108    assert(mat == mat_ans) else tc.err("mat ending error");
109    #5;
110    tc.test_done();
111
112    // ~ clear buffer ~
113    uniform_fill_LineBuffer(0, PIXELWIDTH*1, pixel, pvalid); // r3, r0, r1, r2, r3
114
115

```

```

116
117 // ~~ TC2 ~~
118 // Note : Kernel is on R(1,2,3)
119 // Note : wPtr is on R0
120 tc.new_test("blank");
121 tnum          = tc.get_testnum();
122
123 tc.test_done();
124
125
126 end
127
128
129
130
131 // ~~~~ utility tasks ~~~~
132 task automatic increment_fill_LineBuffer
133 (
134     input int unsigned startNum,
135     input int unsigned buffSize,
136     ref logic [7:0] pxl,
137     ref logic writeEn
138 );
139
140     writeEn = 1'b1;
141     for(int i = 0; i < buffSize; i++) begin
142         pxl = startNum + i;
143         #10;
144     end
145     writeEn = 1'b0;
146     pxl     = 8'h00;
147 endtask
148
149 task automatic uniform_fill_LineBuffer
150 (
151     input int unsigned num,
152     input int unsigned buffSize,
153     ref logic [7:0] pxl,
154     ref logic writeEn
155 );
156
157     writeEn = 1'b1;
158     for(int unsigned i = 0; i < buffSize; i++) begin
159         pxl = num;
160         #10;
161     end
162     writeEn = 1'b0;
163     pxl     = 8'h00;
164 endtask
165
166 endmodule

```

Chapter 8

References

Youtube Inspiration