Please compile your solutions into a single PDF file for submission.

Problem 1

Design a SystemVerilog module called seqDetect to recognize an N-bit sequence of bits. The input bit 'a' is valid on the positive clock edge. The output valid should be asserted for one clock cycle if the last N 'a' bits match the seq input. Following a reset, the module should not assert valid until at least N clock cycle (ie. at least N bits have been input).

Write a testbench that tests the module as a 3-bit sequence detector (N=3). In addition, synthesize your design in Quartus. Your solution should include your code (both the module and testbench), the simulation waveform, and the RTL netlist from Quartus.

Problem 2

Design a SystemVerilog module called <code>vendingMachine</code> that keeps track of the amount of money put into a vending machine and asserts the <code>valid</code> output for one cycle once \$1.00 or more has been received (no change will be given for more than \$1.00). Following the assertion of the <code>valid</code> output, the module should begin counting money again for the next purchase. The inputs <code>nickel</code>, <code>dime</code> and <code>quarter</code> will be high for one clock cycle when a coin of that denomination is put in the machine. It is possible that multiple coins are detected simultaneously (ie. both nickel and quarter might be high for the same clock cycle).

Write a testbench that tests the module. In addition, synthesize your design in Quartus. Your solution should include your code (both the module and testbench), the simulation waveform, and the RTL netlist from Quartus.