


1) Circuit using 3:8 decoder and suitable 2-input logic gates.




0_0_0 -> 0




0_1_0 -> 0




1_0_1 -> 1




1_1_1 -> 1



1_0_0 -> 0




0_0_1 -> 1




0_1_1 -> 0


2) Circuit using 2-inputs NAND gates.




1_1_1 -> 1




1_0_0 -> 0




0_0_1 -> 1




0_1_1 -> 0




1_1_0 -> 1



0_0_0 -> 0



0_1_0 -> 0



1_0_1 -> 1