# Introduction to VHDL Programming & Basics of CPLD



ಭಾರತೀಯ ತಂತ್ರ ಜ್ಞಾ ನ ಸಂಸ್ಥೆ ಧಾರವಾಡ भारतीय प्रौद्योगिकी संस्थान धारवाड़ Indian Institute of Technology Dharwad

Presented by
Mayur Shivamurthy
Research Scholar
Dept. of EE, IIT Dharwad

#### Hardware Description Language

#### What is the need for HDL?

- Advances in IC technology have enabled manufactures to develop complex digital electronic circuits.
- Complex digital circuit designs require more time for development, synthesis, simulation and debugging
- HDL solve the problem by allowing hardware software co-design and model the complex circuit at subsystem levels.
- A **synthesizable** HDL code results to an equivalent hardware.
- It is found to be an excellent language for different programmable devices like FPGAs and CPLDs.

#### **Hardware Description Language**

How it is different from C and other programming languages?

HDL	C
Can handle sequential and concurrent instructions	Can handle only sequential instructions
Knowledge of the hardware circuits	written with pure logical or algorithmic thinking.
Limited memory and other logic elements in programmable devices must be taken into account	Resource usages are not critical


#### **Classification of HDL**

VHDL (VHSIC-HDL)	Verilog
It is strongly typed	It is weakly typed
High verbosity	Low verbosity
Case insensitive	Case sensitive
Non C like	More C like
Upto gate level implementation only	Transistor level implementation is possible

#### Features of VHDL

- Supports concurrent and sequential execution of statements.
- It possesses IEEE standards.
- Like C, VHDL also supports different data types, conditional, relational, logical, arithmetic operators.
- Supports 3 different modelling styles
  - 1. Dataflow
  - 2. Behavioural
  - 3. Structural

## **Different Modelling Style**



#### Data types: Bits and Vectors in Port

```
port (a: in std logic; -- signal comes in to port a from outside
       b: out std logic; -- signal is sent out to the port b
      c: inout std logic; -- bidirectional port
      x: in std logic vector(7 downto 0); -- 8-bit input vector
      y: out std logic vector(0 downto 7) --
     x[7] \rightarrow MSB \text{ bit}, \quad x[0] \rightarrow LSB \text{ bit}
     y[0] \rightarrow MSB \text{ bit}, y[7] \rightarrow LSB \text{ bit}
      'U': uninitialized 'X': unknown
      '0': logic 0. '1': logic 1 'Z': High Impedance.
      Package to be added: ieee.std_logic_1164.all
```

## Signals Declaration and assignment

Signals are declared without direction.

Example:

```
signal s1, s2: std logic;
```

signal X, Y: std\_logic\_vector (31 downto 0);

#### Signal Assignment

```
signal resetSR : std_logic_vector(3 downto 0);
```

```
resetSR <= "1111"; resetSR <= temp(2 downto 0) & '0';
```

## Other Datatypes

#### **SYNTHESIZABLE**

**NON SYNTHESIZABLE** 

integer, real

natural, time

positive,

integer\_vector

character,

string

Package to be added: ieee.std\_logic\_1164.all

## **Logical Operators**

not

highest precedence

and

or

nand

nor

xor

xnor

lowest precedence

#### **ARITHMETIC:**

- + addition
- - subtraction
- \* multiplication
- / division
- ABS absolute value
- MOD modulus
- REM remainder
- \*\* exponent

#### Package:

use ieee.NUMERIC\_STD.all;

#### **Comparison Operators:**

- = equal to
- /= not equal to
- < less than</p>
- > greater than
- <= less than or equal to</p>
- >= greater than or equal to


## **Branching Statements:**

```
if condition 1 then
  sequential statements
elsif condition2 then
  sequential statements
else
  sequential statements
end if;
```


## **Branching Statements:**

```
case expression is
  when choice =>
    sequential statements
  when choice =>
    sequential statements
end case;
```

#### Circuit 1



```
library ieee;
ieee.std logic 1164.all;
entity circuit 1 is
 port (A, B: in
std logic;
    S, C: out std logic);
  end circuit 1;
```




```
use ieee.std logic 1164.all;
entity circuit 1 is
  port (A, B: in std logic;
    S, C: out std logic);
  end circuit 1;
architecture dataflow of circuit 1 is
 Begin
 S \leq A \times B;
 C \le a and b;
end dataflow;
```


```
use ieee.std logic 1164.all;
entity circuit 1 is
  port (A, B: in std logic;
    S, C: out std logic);
  end circuit 1;
architecture dataflow of circuit 1 is
 Begin
 S \leq A \text{ xor } B;
 C \le a and b;
end dataflow;
```

```
library ieee;
use ieee.std logic 1164.all;
entity circuit 1 is
  port (A, B: in std logic;
    S, C: out std logic);
  end circuit 1;
architecture dataflow of circuit 1 is
 Begin
 S \leq A \times B;
 C \le a and b;
end dataflow;
```


```
library ieee;
use ieee.std logic 1164.all;
entity circuit 1 is
  port (A, B: in std logic;
    S, C: out std logic);
  end circuit 1;
architecture behavior of circuit 1
  Begin
    c1: process (A,B)
    Begin
      if A = '1' then
        S \le not B;
        C \leq B;
      Else
        S \leq B;
        C <= '0';
      end if;
    end process c1;
end behavior;
```




```
library ieee;
use ieee.std logic 1164.all;
entity circuit 1 is
  port (A, B: in std logic;
    S, C: out std logic);
  end circuit 1;
architecture behavior of circuit 1
  Begin
      if A = 11' then
        C <= 10';
end behavior;
```




```
library ieee;
use ieee.std logic 1164.all;
entity circuit 1 is
  port (A, B: in std logic;
    S, C: out std logic);
  end circuit 1;
architecture behavior of circuit 1
  Begin
    c1: process (A,B)
    Begin
      if A = 1' then
        S \le not B;
        C \leq B:
      Else
        S \leq B;
        C \le 10';
      end if;
    end process c1;
end behavior;
```



```
library ieee;
use ieee.std logic 1164.all;
entity circuit 1 is
  port (A, B: in std logic;
    S, C: out std logic);
  end circuit 1;
architecture behavior of circuit 1
  Begin
    c1: process (A,B)
    Begin
      if A = 1' then
        S \le not B;
        C \leq B;
      Else
        S \leq B:
        C \le '0';
      end if;
    end process c1;
end behavior;
```



## VHDL Strucural Modelling Style



--Functionality for XOR gate in data flow modelling style

```
library ieee;
use ieee.std logic 1164.all;
entity xor gate is
 port (i1, i2: in std logic;
  o1: out std logic);
 end circuit 1;
architecture dataflow of xor gate is
 Begin
 o1 \le i1 \text{ xor } i2;
end dataflow;
```

--Functionality for AND gate in data flow modelling style

```
library ieee;
use ieee.std logic 1164.all;
entity and gate is
  port (i3, i4: in std logic;
   o2: out std logic);
  end circuit 1;
architecture dataflow of and gate is
  Begin
  02 \le i3 \text{ and } i4;
 end dataflow;
```

## VHDL Structural Modelling Style

```
library ieee;
use ieee.std_logic_1164.all;

entity circuit_1 is -- Entity declaration for circuit_1

port (A, B: in std_logic;
    S, C: out std_logic);
end circuit_1;

architecture structure of circuit_1 is -- Architecture body for circuit_1

begin
```

end structure;


## VHDL Structural Modelling Style


```
library ieee;
use ieee.std logic_1164.all;
entity circuit 1 is
                                             -- Entity declaration for circuit 1
port (A, B: in std logic;
     S, C: out std logic);
end circuit 1;
architecture structure of circuit 1 is -- Architecture body for circuit 1
component xor gate
                                  -- xor component declaration
  port (i1, i2: in std logic;
   o1: out std logic);
 end component;
 component and gate
                                   -- and component declaration
  port (i3, i4: in std logic;
   o2: out std logic);
 end component;
```

## VHDL Structural Modelling Style

#### begin


```
u1: xor_gate port map (i1 => A, i2 => B, o1 => S);
u2: and_gate port map (i3 => a, i4 => b, o2 => C);
-- We can also use Positional Association
-- => u1: xor_gate port map (a, b, s);
-- => u2: and_gate port map (a, b, c);
end structure;
```





#### **Test Bench**

- Used for verification of the design
- HDL code with no port list and non synthesizable constructs.
- The main objectives of Test Bench is to:
- 1.Instantiate the design under test (DUT)
- 2.Generate stimulus waveforms for DUT
- 3.Generate reference outputs and compare them with the outputs of DUT
- 4.Automatically provide a pass or fail indication



#### VHDL Test Bench for Circuit 1

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY circuit 1 tb IS
END circuit 1 tb;
ARCHITECTURE circuit 1 tb OF circuit 1 tb IS
COMPONENT circuit 1
                                                       Stimulus
                                                                            Results
                                                       Generation
                                                                            Analysis
    PORT (
         A : IN std logic;
                                                                  Device
         B: IN std logic;
                                                                 Under Test
          S : OUT std logic;
          C : OUT std logic
    END COMPONENT;
```

-- input test signals and resulting output signals from DUT to be declared

```
signal a_tb : std_logic := '0';
signal b_tb :std_logic := '0';
signal s_tb :std_logic ;
signal c tb :std logic ;
```

#### BEGIN

```
uut: circuit 1 PORT MAP
          A => a tb
          B => b tb, -- instantaite the DUT with
          S \Rightarrow s tb,
                            -- structual modelling style
         C \Rightarrow c tb
        );
                             --apply the stimulus with
Process
                             --behavioural modelling style
 Begin
  a tb <= '0'; b tb <= '0';
  wait for 100 ps;
  a tb <= '0'; b tb <= '1';
      wait for 200 ps;
 a tb<= '1'; b tb <= '0';
      wait for 500 ps;
 a tb <= '1'; b tb <= '1';
     wait;
end process;
END circuit 1 tb;
```

#### References:

VHDL Primer by J. Bhaskar.

HDL with Digital design by Botros.

### Introduction to CPLDs

#### Programmable Logic Devices


An IC that contains large numbers of gates, flip-flops, etc. that can be configured by the user to perform different functions.

The internal logic gates and/or connections of PLDs can be changed/configured by a programming process.


Programming the device involves blowing those fuses along the paths to obtain particular configuration of the desired logic function.

PLDs are typically built with an array of AND gates (AND-array) and an array of OR gates (OR-array).


PLDs are mainly classified as (a) PROM (b) PLA (c) PAL



#### PROM, PAL, PLA



#### **CPLDs**




A CPLD contains a bunch of PLD blocks whose inputs and outputs are connected together by a global interconnection matrix.

#### **CPLD** has two levels of programmability:

- 1. Each PLD block can be programmed
- 2. The interconnections between the PLDs can be programmed.

#### **Board details:**



- 1. Based on Altera MAX 3000 architecture.
- 2. Powered and Programmed through USB.
- 3. 8 inputs (switches) and 8 outputs(LEDs) onboard.
- 4. 8 user configurable GPIOs available onboard.
- 5. The 8 LEDs output pins can be made available as GPIO1 pins if the DIP switches are turned OFF.
- 6. Onboard clock: 1Hz, 1kHz, and 10kHz available.
- 7. Provision for connecting external clock signal.

#### INPUT AND OUTPUT PINS DETAILS OF MAX 3000A

Inputs	Pin No.
SW1	4
SW2	5
SW3	6
SW4	8
SW5	9
SW6	11
SW7	12
SW8	14

Outputs	Pin No.
LED1	24
LED 2	25
LED 3	26
LED 4	27
LED 5	28
LED 6	29
LED 7	31
LED 8	33

#### Configuring Helium Board using JTAG

- 1. Open terminal -> jtag
- 2. cable ft2232 vid=0x0403 pid=0x6010
- 3. detect
- 4.svf "file path.svf"