EE 214: Digital Circuits Laboratory

LAB - 6

Roll No.: 200010003

• <u>Aim</u>: Realization, Design and Implementation of a given logic circuit using a 3:8 decoder and suitable 2-input logic gates, and using minimum number of 2-input NAND gates.

• <u>Summary of the experiment:</u>

- 1. Creation and formulation of boolean expression and truth table for the given problem statement, in terms of outputs of a 3:8 decoder, and 2-input NAND gates.
- 2. Design and Implementation of the logic circuit with the use of a 3:8 decoder, and suitable logic gates (NAND, OR)
- Design and Implementation of the logic circuit using only 2-input NAND gates.

• Problem Statement:

An automobile alarm circuit is used to detect certain undesirable conditions. Three switches are used to indicate the status of the door (D), the ignition (IS), and the headlights (HS), respectively. The task is to design a logic circuit with these switches as inputs so that the alarm (A) will be activated only whenever either of the following conditions exists:

- (a) The headlights are ON while the ignition is OFF.
- (b) The door is open while the ignition is ON.

Then, implement the above using:

- 1. 3:8 decoder and suitable 2-input logic gates (active low)
- 2. Minimum number of 2-input NAND gates

- <u>Components used</u>: DM74LS138 (3:8 decoder), IC7400 (NAND),
 IC7432 (OR), 1 kilo-ohm resistor array, DIP switches, LED displays, breadboard, conducting wires, power supply.
- <u>Design Procedure, Circuit Diagrams and Snapshots</u>: (attached below)


• Results and Discussions:

- 1. We formed a boolean expression for the given logic problem. Then, we constructed a truth table for it and implemented it using a 3:8 decoder (and suitable logic gates, i.e. NAND and OR), and then using only NAND gates.
- 2. The outputs from the decoder were active-low. So, two NAND gates and one OR gate were used to get the required logic expression from the decoder outputs, which are Y_1 , Y_5 , Y_6 and Y_7 .
- 3. Since the given logic expression is of the form AB + CD, and only one of the variables is negated, we would need 4 NAND gates to construct the required logic circuit.
- <u>Conclusion</u>: We formulated and designed the given logic circuit, then proceeded to implement it using a 3:8 decoder (with suitable 2-input logic gates), and then using only 2-input NAND gates. The outputs obtained could then be verified using the constructed truth table.


	1				0	
	De	rion	Pso	cadusi	e Tri	the Table, and logic diagram
	6	sigr	VA A SE AS		ALAL	many the form that the same of
	Given variables: HS(headlights), D(door), IS(ignition) [CLOSED/OFF=0, OPENYON=1] A(Alcum)					
	[CLOSED/OFF=O OPEN/ON=1]					
	Based on conditions given for alarm ON: condition1: HS. IS 2 -> A = HS. IS + D. IS					
	condition1: HS. IS 2 => A = HS. IS + D. IS					
	co	nditio	n2! D	1.25	11	
				sla-		
_	78	uth	table	: (E	nable=1) for the negative logic
			riacido moralista amendo			3-ta-8 decoder,
		D	IS	HS	A	- I reforder of code to
. 0	/	0	0-	0.	0	1 1 = D+JS+ HS
- 0		0	0	IN	1.0	X= D+IS+HS
		0	10	0	0	X=D+IS+HS
•	The state of the s	0	1	1	0	1/3=D+IS+HS
1		1	0	0	0-1	Y4= 5+ JS+HS
		1	0	1	1 1	Y5= D+15+15
		. 1-	7	0	1-1	16 = 5+IS+HS
.1,		11	1	1	11	17=D+IS+HS
	71	sina	a 3:	8 dec	oder,	The state of the s
		J	a 3: A= 5	Ti+ 75+	- Y6 + Y-	1 Sangue F
					70-	Willia.
		D-	500 500 100 100	3-10-8	Y2-	TO WINE TING
	IS decoder 13- 1 1 17+14-18					
		HS-	A CALLED		147	
		N.			海工	Do 11/2 - 1/2 - 1/2
			- Anna Constant	enegy or hallowing them to an amount of the last	17]	210000

Page No. Date using only 2-input NAND gates: D-IS+HS-IS (MUNDY)


1) Circuit using 3:8 decoder and suitable 2-input logic gates.




0_0_0 -> 0




0_1_0 -> 0




1_0_1 -> 1




1_1_1 -> 1



1_0_0 -> 0




0_0_1 -> 1




0_1_1 -> 0


2) Circuit using 2-inputs NAND gates.




1_1_1 -> 1




1_0_0 -> 0




0_0_1 -> 1




0_1_1 -> 0




1_1_0 -> 1



0_0_0 -> 0



0_1_0 -> 0



1_0_1 -> 1