


## Implementation using Basic gates:




0\_0\_0 -> 0




0\_1\_1 -> 1




0\_0\_1 -> 1




1\_0\_1 -> 1




1\_1\_0 -> 0



1\_1\_1 -> 1




0\_1\_0 -> 0




1\_0\_0 -> 1


## Implementation using NAND gate:




1\_1\_0 -> 0




1\_1\_1 -> 1




1\_0\_0 -> 1




0\_1\_1 -> 1




0\_0\_1 -> 1



0\_0\_0 -> 0



1\_0\_1 -> 1



0\_1\_0 -> 0