

# CSC 3210

## Computer Organization and Programming

### Chapter 2: x86 Processor Architecture

Dr. Zulkar Nine  
[mnine@gsu.edu](mailto:mnine@gsu.edu)

Georgia State University  
Spring 2021

# X86 Processor Architecture

- One step **before using assembly language**
  - What is the selected processor [Internal architecture and capabilities](#).
- What **is the underline hardware** associated with X86?
- Assembly language is **a great tool** for learning **how a computer works**.
  - It require you to have working knowledge of **computer hardware**

You should have some basic knowledge about **the processor** and the **system architecture** in order to effectively program in **the assembly language**.

# Outline


- General Concepts
- IA-32 Processor Architecture
- IA-32 Memory Management
- 64-bit Processors
- Components of an IA-32 Microcomputer
- Input-Output System

# General Concepts

- **Basic microcomputer design**
- Instruction execution cycle
- Reading from memory
- How programs run

# General Concepts: Basic Microcomputer Design

- **ALU** performs **arithmetic** and **logical** (bitwise) operations
- **Control unit (CU)** coordinates sequence of **execution steps**
- **Clock** synchronizes CPU operations with other system components





# General Concepts: Basic Microcomputer Design

- A **bus**: a group of parallel wires that **transfer data**


- bus types:

- address
    - data
    - control



# General Concepts: Basic Microcomputer Design

- The **Address bus** holds the addresses of instructions and data, when the currently executing instruction transfers data between the CPU and memory.
- The **Data bus** transfers instructions and data between the CPU and memory.
- The **Control bus** uses binary signals to synchronize actions of all devices attached to the system bus.




# General Concepts: Clock

2.1 GHz

- The system clock provides a **timing signal** to synchronize the operations of the system.
  - Synchronizes all CPU and BUS **operations**
- A **clock** is a sequence of **1's** and **0's**

$2.1 \times 10^9$  cycles per second




The frequency:

is the number of cycles that happens each second

1 cycle per second = 1 Hz.

# General Concepts: Clock

- The clock frequency is measured in the number of cycles per second.
- This number is referred to as **Hertz** (Hz: the unit of frequency, defined as one cycle per second).
  - MHz and GHz represent  $10^6$  and  $10^9$  cycles per second
- The **system clock** defines **the speed** at which the system operates.



$$\begin{aligned} & 3.1 \text{ GHz} \\ & 3.1 \times 10^9 \text{ cycle} - 1 \text{ sec} \\ & 1 \quad || \quad - \frac{1}{3.1 \times 10^9} \text{ sec} \\ & \quad \quad \quad = 3.2 \text{ ns} \end{aligned}$$



# General Concepts: Clock

- Ex: transfer of data from a memory location to X86 (Pentium) takes **three clock cycles**.
- The **clock period** is defined as the length of time taken by one clock cycle .

$$\text{Clock period} = \frac{1}{\text{Clock frequency}}$$

For example, a clock frequency of 1 GHz yields a clock period of



$$\frac{1}{1 \times 10^9} = 1 \text{ ns}$$

- If it takes **three clock cycles** to execute an instruction, it takes  $3 \times 1 \text{ ns} = 3 \text{ ns}$ .
- **Machine (clock) cycle measures** time of a single operation
- Clock is used to trigger events

# General Concepts: Clock

$$\frac{2.1 \text{ GHz}}{10.2 \text{ GHz}}$$

- A **machine instruction** requires one clock cycle to execute, few require 50 clocks
- Instructions require memory access: Empty clock cycle, **wait states**, Why?
  - o CPU, system bus, and **memory circuits**



# Clock per Instruction (CPI)

- Is an effective average.
- It is the average number of clocks required by the instructions in a program.
- In a program 60% instructions takes 4 clock cycles and the rest of the instructions takes 1 clock cycles.
- $\text{CPI} = 0.6 * 4 + 0.4 * 1 = 2.8$  clocks per instruction.

# Million Instructions Per Second


- **Step 1:** Perform Divide operation between no. of instructions and Execution time.
- **Step 2:** Perform Divide operation between that variable and 1 million for finding millions of instructions per second.
- For example,
  - if a computer completed 2 million instructions in 0.10 seconds
  - $2 \text{ million}/0.10 = 20 \text{ million}$ .
  - No of MISP= $20 \text{ million}/1 \text{ million}$
  - $=20$

# An Example

$1.2 \times 10^9$  instructions

- An instruction on average takes 4 clock cycles to execute. A program with these instructions take 5 seconds to run on a 1.2 GHz processor. How many instructions the program have?

$$\begin{array}{l} 1.2 \text{ GHz} \\ 1 \text{ second} \rightarrow 1.2 \times 10^9 \text{ cycles} \\ 5 \text{ seconds} \rightarrow \underline{\underline{5 \times 1.2 \times 10^9 \text{ cycles}}} \end{array} \left\{ \begin{array}{l} 4 \text{ cycles} \rightarrow 1 \text{ instruction} \\ 5 \times 1.2 \times 10^9 \text{ cycle} \rightarrow \frac{5 \times 1.2 \times 10^9}{4} \\ = \end{array} \right.$$



# General Concepts

- Basic microcomputer design
- **Instruction execution cycle**
- Reading from memory
- How programs run




# Instruction Execution Cycle

- An **instruction** is a **binary pattern designed inside a microprocessor** to perform a specific function.
- The entire group of instructions that a microprocessor supports is called **Instruction Set**.
- 8086 has more than **20,000** instructions.
- **Classification of Instruction Set**
  - **Data Transfer** Instructions: mov, push, pop,...
  - **Arithmetic** Instructions: add, sub, inc ...
  - **Bit Manipulation** Instructions: and, or, xor, ....
  - **Program Execution Transfer** Instructions: jmp, call, ret, ....
  - **String** Instructions: cmps, movs, rep, ...
  - **Processor Control** Instructions: stc, clc, wait...

# Instruction Execution Cycle

- **Instruction format**

- An instruction consists of an **opcode**, usually with some additional information like where operands come from, and where results go.




- An **operand** can be **register**, **memory location** or **immediate** (ex. mov 5,R0) operand

# Instruction Execution Cycle

- Predefined sequence of steps to execute a machine instruction
- Simple IEC: **Fetch**, **Decode**, **Execute**
  - **Fetch**
  - **Decode**
  - **Fetch operands** (not always needed?)
    - Address calculation?
  - **Execute**
    - Update few status flags: zero, carry, overflow
  - **Store output** (not always needed?)

FIGURE 2–2 Simplified CPU block diagram.





# General Concepts

- Basic microcomputer design
- Instruction execution cycle
- **Reading from memory**
- How programs run


# Memory

- The memory unit supports two fundamental operations: **read and write**.
  - The **read operation** reads a previously stored data
  - The **write operation** stores a value in memory.



- Both of these operations require an **address** in memory from which to read a value or to which to write a value.

# Memory



**Memory (RAM) as an array of bytes**

Content:	FF	00	57	92	B3	8A	...	...	10	46	DC	134 217 727
Address:	000 000 000	000 000 001	000 000 002	000 000 003	000 000 004	000 000 005	...	...	134 217 726	134 217 725	...	...
Content:	FF	00	57	92	B3	8A	...	...	10	46	DC	134 217 727
Address:	000 000 000	000 000 001	000 000 002	000 000 003	000 000 004	000 000 005	...	...	134 217 726	134 217 725	...	...
Content:	FF	00	57	92	B3	8A	...	...	10	46	DC	134 217 727
Address:	000 000 000	000 000 001	000 000 002	000 000 003	000 000 004	000 000 005	...	...	134 217 726	134 217 725	...	...

# Memory


00001

CPU

a


- write operation requires **specification** of the data to be written.
- The **read** and **write** signals come from the control bus.

Control signal  
1



# Memory: Reading from Memory

- Multiple **machine cycle** are required when **reading** from memory, **Why?**
  - Because **it** responds much more slowly than the CPU.
- Steps in a typical **read cycle**
  1. Place the address of the value you want to read on the address bus.
  2. Assert (changing the value of) the processor's **RD** (read) pin.
  3. Wait one clock cycle for the memory chips to respond.
  4. Copy the data from the data bus into the destination operand



You are screen sharing

Stop Share

Search in Presentation

Address  
↑  
Where to write

address of  
What to write.  
→ Data.

# Memory: Writing to Memory

- Steps in a typical **write cycle**:
  - Place the address of the location to be written on the address bus,
  - Place the data to be written on the data bus,
  - Assert (changing the value of) the processor's **WR** (write) pin.
  - Wait for the memory to store the data at the addressed location

The diagram illustrates a **MEMORY UNIT** represented by a gray rectangle. It has four external connections: **Address**, **Read**, **Write**, and **Data**. The **Address** and **Write** lines are grouped together and labeled with a circled '1'. The **Read** and **Data** lines are grouped together and labeled with a circled '2'. Blue arrows show the flow of data between these buses and the memory unit. Handwritten annotations include a blue box labeled **CPU** at the top right, and a blue box labeled **[1600]** at the bottom right. Above the **CPU** box, there is a handwritten note: **address of** **What to write.** → **Data.** To the left of the **MEMORY UNIT**, there is a handwritten note: **1** → **Address** and **2** → **Data**. Below the **MEMORY UNIT**, there is a handwritten note: **0001001** → **[1600]**.

1 → Address




2 → Data


0001001 → [1600]

26


# Reading from Memory: Cache Memory

- In practice, **instructions and data** are **not fetched**, most of the time, from the **main memory**.
- There is a **high-speed cache memory** that provides
  - faster access to **instructions and data** than the main memory.





# Reading from Memory: Cache Memory



- **Level-1 cache:** inside the CPU



- **Level-2 cache:** outside the CPU (attached to CPU by high speed data bus)



# Reading from Memory: Cache Memory

- **Cache hit:** when data to be read is already in cache memory
- **Cache miss:** when data to be read is not in cache memory.

# General Concepts

- Basic microcomputer design
- Instruction execution cycle
- Reading from memory
- **How programs run**

# How a Program Runs



# Think Again?

- Why does memory access take more machine cycles than register access?
- What are the three basic steps in the instruction execution cycle?
- Which two additional steps are required in the instruction execution cycle when a memory operand is used?