```
.section .vectors, "ax"
 2
                                                  // reset vector
                             start
                             SERVICE UND
 3
                                                 // undefined instruction vector
                     В
                                                 // software interrupt vector
 4
                             SERVICE SVC
                     В
                                                 // aborted prefetch vector // aborted data vector
 5
                     В
                             SERVICE ABT INST
                             SERVICE ABT_DATA
 6
 7
                     .word
                             0
                                                  // unused vector
                             SERVICE IRQ
8
                                                 // IRQ interrupt vector
                     В
9
                             SERVICE FIQ
                     В
                                                  // FIQ interrupt vector
10
                     .text
                     .global start
11
12
      start:
     \overline{/*} Set up stack pointers for IRQ and SVC processor modes */
13
                                               // interrupts masked, MODE = IRQ
                             R1, #0b11010010
14
                     MOV
                                                  // change to IRQ mode
15
                     MSR
                             CPSR c, R1
16
                             SP, =0xFFFFFFFF - 3 // set IRQ stack to A9 onchip memory
                     LDR
17
                                                  // interrupts masked, MODE = SVC
18
                     MOV
                             R1, #0b11010011
19
                     MSR
                             CPSR, R1
                                                  // change to supervisor mode
20
                             SP, =0x3FFFFFFF - 3 // set SVC stack to top of DDR3 memory
                     LDR
21
22
                     BL
                             CONFIG GIC
                                                  // configure the ARM generic interrupt
                     controller
23
                     RT.
                             CONFIG TIMER
                                                 // configure the Interval Timer
24
                     BL
                             CONFIG KEYS
                                                  // configure the pushbutton KEYs port
25
26
    /* Enable IRQ interrupts in the ARM processor */
27
                     MOV
                              R0, \#0b01010011 // IRQ unmasked, MODE = SVC
                              CPSR c, R0
28
                     MSR
29
30
                                                 // LEDR base address
                     LDR
                             R5, =0xFF200000
31
  LOOP:
32
                     LDR
                             R3, COUNT
                                                 // global variable
                                                 // write to the LEDR lights
33
                     STR
                             R3, [R5]
34
                     R
                             LOOP
35
36
     /* Configure the Interval Timer to create interrupts at 0.25 second intervals */
37
     CONFIG TIMER:
                   LDR
                             RO, =0xFF202000 // FPGA timer base address
38
                     LDR
                             R1, RATE
39
                     STR
                             R1, [R0, #8]
                                                  // Set lower bits of timer
40
                     LSR
                             R1, #16
                                                 // Set upper bits of timer
41
                     STR
                             R1, [R0, #12]
42
                     VOM
                             R1, #0b0111
                                                 // Control register bits
43
                     STR
                             R1, [R0, #4]
                                                 // Start timer, set auto-reload and enable
                     interrupts
44
                     ВХ
                             LR
45
46
     /* Configure the pushbutton KEYS to generate interrupts */
47
     CONFIG_KEYS:
48
                             R0, =0 \times FF200050
                                                 // KEY address
                     LDR
49
                     VOM
                             R1, #0xF
                                                 // set interrupt mask bits
50
                     STR
                             R1, [R0, #0x8]
                                                 // interrupt mask register (base + 8)
51
                     ВХ
                             LR
52
53
    /* Define the exception service routines */
54
     SERVICE IRQ:
                     PUSH
                             \{R0-R7, LR\}
55
                     LDR
                             R4, =0xFFFEC100
                                                 // GIC CPU interface base address
56
                                                 // read the ICCIAR in the CPU interface
                     LDR
                             R5, [R4, #0x0C]
57
58
     FPGA IRQ1 HANDLER:
59
                             R5, #73
                     CMP
                                                  // check the interrupt ID
60
                     BEO
                             KEY INTERRUPT
61
                     CMP
                             R5, #72
62
                             CLK INTERRUPT
                     BEQ
63
64
    UNEXPECTED:
                     В
                             UNEXPECTED
                                                 // if not recognized, stop here
65
    KEY INTERRUPT: BL
                             KEY ISR
     CLK_INTERRUPT: BL
66
                             TIMER ISR
```

67

```
R5, [R4, #0x10]
                                                  // write to the End of Interrupt Register
 68
      EXIT IRO:
                       STR
      (ICCEOIR)
 69
                               \{R0-R7, LR\}
                       POP
 70
                               PC, LR, #4
                                                    // return from exception
                       SUBS
 71
 72
      /* Check if FPGA timer generated an interrupt and adds RUN to COUNT */
                       LDR
 73
      TIMER ISR:
                               R0, =0 \times FF202000
                                                 // base address of FPGA timer
 74
                       MOV
                               R2, #0
                               R2, [R0]
 75
                       STR
                                                    // clear the interrupt
 76
                                                    // Load RUN toggle
                       LDR
                               RO, RUN
 77
                               R1, COUNT
                                                    // Load counter
                       LDR
 78
                                                    // Increment counter by RUN
                       ADD
                               R1, R0
 79
                               R1, COUNT
                                                    // Store incremented counter
                       STR
                                                    // Return
 80
      END TIMER ISR:
                      BX
                               LR
 81
 82
      /* Check if a key has been pressed and toggles RUN */
 83
                               R0, =0xFF200050 // base address of pushbutton KEY port
      KEY ISR:
                       LDR
 84
                       LDR
                               R1, [R0, #0xC]
                                                    // read edge capture register
 8.5
                       MOV
                               R2, \#0xF
 86
                                                    // clear the interrupt
                       STR
                               R2, [R0, #0xC]
 87
 88
      CHECK KEY0:
                       MOV
                               R3, #0b0001
 89
                       CMP
                               R3, R1
                                                    // Check for KEY0
                               CHECK_KEY1
 90
                       BNE
 91
                       LDR
                               RO, RUN
                                                    // LOAD RUN toggle
                               R0, #1
                                                    // Toggle RUN
 92
                       EOR
                               RO, RUN
                                                    // Set RUN in memory
 93
                       STR
 94
                               END KEY ISR
 95
 96
                       MOV
                               R3, #0b0010
      CHECK KEY1:
 97
                                                    // Check for KEY1
                       CMP
                               R3, R1
 98
                       BNE
                               CHECK KEY2
 99
                       LDR
                               R0, =0xFF202000
                                                    // Address of FPGA timer
                               R1, #0b1000
100
                       VOM
101
                       STR
                               R1, [R0, #4]
                                                    // Stop timer
                               R1, RATE
102
                       LDR
                               R1, #1
                                                    // Double the rate (HALF the timeout)
103
                       LSR
104
                       STR
                               R1, RATE
                                                    // Store the rate
105
                               SET TIMER
106
      CHECK KEY2: MOV R3, #0b0100
107
108
                       CMP
                               R3, R1
                                                    // Check for KEY2
109
                       BNE
                               END KEY ISR
110
                       LDR
                               R0, =0xFF202000
                                                    // Address of FPGA timer
111
                       MOV
                               R1, #0b1000
112
                       STR
                               R1, [R0, #4]
                                                    // Stop timer
                               R1, RATE
113
                       LDR
                               R1, #1
114
                       LSL
                                                    // Half the rate (DOUBLE the timeout)
115
                       STR
                               R1, RATE
                                                    // Store the rate
116
                               R1, [R0, #8]
117
      SET TIMER:
                       STR
                                                    // Set lower bits of timer
                               R1, #16
118
                       LSR
119
                       STR
                               R1, [R0, #12]
                                                    // Set upper bits of timer
120
                       VOM
                               R1, #0b0111
                                                    // Control register bits
121
                       STR
                               R1, [R0, #4]
                                                    // Start timer, set auto-reload and enable
                       interrupts
122
123
      END KEY ISR:
                       ВХ
                               LR
                                                    // Return
124
125
      /* Global variables */
126
                       .global COUNT
127
      COUNT:
                                                    // used by timer
                       .word
                               0 \times 0
                                                    \ensuremath{//} used by pushbutton KEYs
128
                       .global RUN
129
     RUN:
                                                    // initial value to increment COUNT
                       .word
                               0x1
130
                               25000000
     RATE:
                       .word
131
132
                       .end
```

133