```
1
     `timescale 1ns / 1ns // `timescale time unit/time precision
 2
 3
     module restoringDivider4bit(input[9:0] SW, input[3:0] KEY, input CLOCK 50, output[9:0]
     LEDR, output[6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5);
         // Wires to connect datapath and control
 5
         wire ld_m,ld_a,ld_q,ld_a4;
 6
         wire ld r,ld Q,ld dividend;
 7
         wire ld_alu_out,alu_op,enable shift;
 8
         wire Pload, ld shift, set a;
9
10
         // Datapath output wires
11
         wire[3:0] dividend, quotient;
12
         wire[4:0] remainder, divisor;
13
         wire a4; // ALSO A CONTROL INPUT WIRE
14
15
         // Input wires
         wire reset, go;
16
17
         wire[7:0] DATA IN;
18
19
         assign reset = KEY[0];
20
         assign go = KEY[1];
21
         assign DATA IN = SW[7:0];
22
23
         // Control module
24
         control c0(
25
             .clock(CLOCK 50),.reset(reset),.go(go),
26
             .a4(a4),
27
             .ld_m(ld_m),.ld_a(ld_a),.ld_q(ld_q),.ld_a4(ld_a4),
28
             .ld_r(ld_r),.ld_Q(ld_Q),.ld_dividend(ld_dividend),
29
             .ld_alu_out(ld_alu_out),.alu_op(alu_op),.enable shift(enable shift),
30
             .Pload(Pload),.ld shift(ld shift),.set a(set a)
31
         );
32
33
         // Datapath module
34
         datapath d0(
35
             .clock(CLOCK 50),.reset(reset),
36
             .DATA IN (DATA IN),
37
             .ld_m(ld_m),.ld_a(ld_a),.ld_q(ld_q),.ld_a4(ld_a4),
38
             .ld_r(ld_r),.ld_Q(ld_Q),.ld_dividend(ld_dividend),
             .ld_alu_out(ld_alu_out),.alu_op(alu_op),.enable_shift(enable shift),
39
40
             .Pload(Pload),.ld shift(ld shift),.set a(set a),
41
             .m(divisor),.dividend(dividend),.Q(quotient),.r(remainder),
42
             .a4(a4)
43
         );
44
45
         // Output
46
         assign LEDR[3:0] = quotient;
47
         displayHEX h0(.BIN(divisor[3:0]),.HEX(HEX0));
         displayHEX h1(.BIN(4'b0),.HEX(HEX1));
48
49
         displayHEX h2(.BIN(dividend),.HEX(HEX2));
50
         displayHEX h3(.BIN(4'b0),.HEX(HEX3));
51
         displayHEX h4(.BIN(quotient),.HEX(HEX4));
52
         displayHEX h5(.BIN(remainder[3:0]),.HEX(HEX5));
53
     endmodule
54
55
    // Tracks state and datapath control signals depending on state
56
     module control(
57
         input clock,reset,go,
58
         input a4,
59
         output reg ld_m,ld_a,ld_q,ld_a4,
60
         output reg ld_r,ld_Q,ld_dividend,
61
         output reg ld_alu_out,alu_op,enable shift,
62
         output reg Pload,ld shift,set a
63
         );
64
65
         // Keeps track of state
66
         reg[3:0] current_state,next_state;
67
         reg[1:0] counter;
68
         reg reset counter,increment;
```

```
70
          // Assigning state values
 71
          localparam S LOAD VALS
                                           = 4'd0,
                           S_LOAD_VALSWAIT = 4'd1,
 72
 73
                           S CYCLE 0
                                               = 4'd2
 74
                           S_CYCLE_1
                                               = 4'd3,
                                               = 4'd4
 75
                           S CYCLE 2
 76
                                               = 4'd5,
                           S CYCLE 3
 77
                           S CYCLE 4
                                               = 4'd6,
 78
                           S CYCLE 5
                                               = 4'd7
 79
                           S CYCLE 6
                                               = 4'd8,
 80
                           S CYCLE 7
                                                = 4'd9;
 81
 82
          // Counter register for number of cycles done
 83
          always @(posedge clock)
 84
          begin
 85
              if(reset) // Active high reset
 86
                   counter <= 2'b0;</pre>
 87
              else if (reset counter) // Reset to beginning of cycle
 88
                   counter <= 2'b0;
 89
              else if(increment) // Increment counter (done at end of a cycle)
 90
                   counter <= counter+1;</pre>
 91
          end
 92
 93
          // State table
 94
          always @(*)
 95
          begin
 96
              case(current state)
 97
                   S LOAD VALS: // Loop in state until value is input
 98
                       next state = go ? S LOAD VALS WAIT:S LOAD VALS;
 99
                   S LOAD VALS WAIT: // Loop in state until go signal goes low
100
                       next state = go ? S LOAD VALS WAIT:S CYCLE 0;
                   S CYCLE 0: // Pload shift register
101
                       next state = S CYCLE 1;
102
103
                   S CYCLE 1: // Shift shift register
104
                       next state = S CYCLE 2;
                   S CYCLE 2: // Load shifted values to a and q
105
106
                       next state = S_CYCLE_3;
107
                   S_CYCLE_3: // a <- a-m</pre>
108
                       next state = S CYCLE 4;
109
                   S CYCLE 4: // q0 <- !a4
110
                       next state = a4 ? S CYCLE 5:S CYCLE 6;
111
                   S CYCLE 5: // a <- a+m
112
                       next state = S CYCLE 6;
113
                   S CYCLE 6: // Increment counter
114
                       next state = (counter==3) ? S CYCLE 7:S CYCLE 0;
115
                   S CYCLE 7: // Load a and q values to output
116
                       next state = S LOAD VALS;
                   default: next state = S_LOAD_VALS;
117
118
              endcase
119
          end
120
121
          // Changing data control signals
122
          always @(*)
123
          begin
124
              // Initializing signals to 0 to avoid latches
125
              1d m = 0; 1d a = 0; 1d q = 0; 1d a4 = 0;
126
              ld r = 0; ld Q = 0; ld dividend = 0;
127
              ld alu out = 0; alu op = 0; enable shift = 0;
              Pload = 0; ld_shift = 0; set a = 0;
128
129
              increment = 0; reset_counter = 0;
130
131
              case(current state)
132
                   S LOAD VALS: // Load input values
133
                   begin
134
                       ld m = 1;
135
                       set a = 1;
136
                       ld dividend = 1;
137
                       ld shift = 0; ld q = 1;
```

69

```
138
                       reset counter = 1;
139
                   end
140
                   S CYCLE 0: // Pload shift register
141
                   begin
142
                       Pload = 1;
143
                   end
144
                   S CYCLE 1: // Shift shift register
145
                   begin
146
                       enable shift = 1;
147
                   end
                   S CYCLE 2: // Load shifted values to a and q
148
149
                   begin
150
                       ld shift = 1; ld q = 1;
151
                       ld alu out = 0; ld a = 1;
152
                   end
153
                   S CYCLE 3: // a <- a-m
154
                   begin
155
                       ld alu out = 1; ld a = 1;
156
                       alu op = 1; // Subtraction
157
                   end
158
                   S CYCLE 4: // q0 <- !a4
159
                   begin
160
                       1d a4 = 1;
161
                   end
162
                   S CYCLE 5: // a <- a+m
163
                   begin
164
                       ld alu out = 1; ld a = 1;
165
                       alu_op = 0;
166
                   end
167
                   S CYCLE 6: // Increment counter
168
                   begin
169
                       increment = 1;
                   end
170
                   S CYCLE 7: // Load a and q values to output
171
172
                   begin
173
                       ld r = 1;
174
                       ld Q = 1;
175
176
               endcase
177
          end
178
179
           // Register for current state
180
          always @ (posedge clock)
181
          begin
182
               if(reset) // Reset to value input state, active high
183
                   current_state <= S_LOAD_VALS;</pre>
184
               else // Load next state
185
                   current state <= next state;</pre>
186
          end
187
      endmodule
188
189
      module datapath (
190
           input clock,reset,
           input[7:0] DATA IN,
191
192
           input ld m,ld a,ld q,ld a4,
193
           input ld_r,ld_Q,ld_dividend,
194
           input ld_alu_out,alu_op,enable_shift,
195
           input Pload, ld shift, set a,
196
           output reg[3:0] dividend,Q,
197
          output reg[4:0] r,m,
198
          output reg[2:0] counter,
199
          output a4
200
          );
201
202
          // Internal registers
203
          reg[4:0] a,alu out;
204
          reg[3:0] q;
205
          reg[8:0] shift_out;
206
```

```
207
          // Registers m,a,q,r,Q, and dividend with input logic
208
          always @(posedge clock)
209
          begin
210
               if(reset) // Active high reset
211
               begin
212
                   m \le 5'b0;
213
                   a <= 5'b0;
                   q <= 4'b0;
214
215
                   r \le 5'b0;
216
                   Q \le 4'b0;
217
                   dividend <= 4'b0;
218
               end
219
               else
220
              begin
                   // Divisor register
221
222
                   if(ld m)
223
                       m <= {1'b0,DATA_IN[3:0]};
224
                   // Register A
225
                   if(ld a)
226
                       a <= ld alu out ? alu out:shift out[8:4];
227
                   else if(set a)
228
                       a \le 5'b0;
229
                   // Dividend register (NOT OUTPUT)
230
                   if(ld q)
231
                       q <= ld shift ? shift out[3:0]:DATA IN[7:4];
232
                   else if(ld a4)
233
                       q[0] \le !a[4];
234
                   // Remainder register
235
                   if(ld r)
236
                       r <= a;
237
                   // Quotient register
238
                   if (ld Q)
                       Q <= q;
239
                   // Dividend register (OUTPUT)
240
241
                   if(ld dividend)
242
                       dividend <= DATA IN[7:4];</pre>
243
               end
244
          end
245
246
          // ALU
247
          always @(*)
248
          begin
249
               case (alu op)
250
                   0: // L+R
251
                       alu out = a+m;
252
                   1: // L-R
253
                       alu out = a-m;
254
                   default: alu out = 0;
255
               endcase
256
          end
257
258
          // Shift register
259
          always @ (posedge clock)
260
          begin
261
               if(reset) // Active high reset
262
                   shift out <= 0;</pre>
263
               else if (Pload) // Parallel load
264
                   shift out \leq \{a,q\};
               else if (enable shift) // Shift left, insert complement of MSB to LSB
265
266
                   shift_out <= {shift_out[7:0],1'b0};</pre>
267
          end
268
269
          // Assign a4
270
          assign a4 = a[4];
271
      endmodule
272
273
      // Turns decimal to HEX (from lab 2)
274
      module displayHEX(input [3:0] BIN, output [6:0] HEX);
275
           wire x = BIN[3], y = BIN[2], z = BIN[1], w = BIN[0];
```

```
276
                  //assign each segment with appropriate formula
277
                  assign \text{HEX}[0] = \sim ((x|y|z|\sim w) \& (x|\sim y|z|w) \& (\sim x|y|\sim z|\sim w) \& (\sim x|\sim y|z|\sim w));
278
                  assign HEX[1] =
                  \sim ((x|\sim y|z|\sim w) & (x|\sim y|\sim z|w) & (\sim x|y|\sim z|\sim w) & (\sim x|\sim y|z|w) & (\sim x|\sim y|\sim z|w) & (\sim x|\sim y|\sim z|w));
279
                  assign \text{HEX}[2] = \sim ((x|y|\sim z|w) & (\sim x|\sim y|z|w) & (\sim x|\sim y|\sim z|w) & (\sim x|\sim y|\sim z|\sim w));
280
                  assign HEX[3] =
                  \sim ((x|y|z|\sim w) & (x|\sim y|z|w) & (x|\sim y|\sim z|\sim w) & (\sim x|y|z|\sim w) & (\sim x|y|\sim z|w) & (\sim x|\sim y|\sim z|\sim w));
281
                  assign HEX[4] =
                  \sim ((x|y|z|\sim w) & (x|y|\sim z|\sim w) & (x|\sim y|z|w) & (x|\sim y|z|\sim w) & (x|\sim y|\sim z|\sim w) & (\sim x|y|z|\sim w));
282
                  assign \text{HEX}[5] = \sim ((x|y|z|\sim w) \& (x|y|\sim z|w) \& (x|y|\sim z|\sim w) \& (x|\sim y|\sim z|\sim w) \& (\sim x|\sim y|z|\sim w));
283
                  assign \text{HEX}[6] = \sim ((x|y|z|w) & (x|y|z|\sim w) & (x|\sim y|\sim z|\sim w) & (\sim x|\sim y|z|w));
284
         endmodule
```

285