

```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3  module restoringDivider4bit(input[9:0] SW, input[3:0] KEY, input CLOCK_50, output[9:0]
LEDR, output[6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);
4      // Wires to connect datapath and control
5      wire ld_m, ld_a, ld_q, ld_a4;
6      wire ld_r, ld_Q, ld_dividend;
7      wire ld_alu_out, alu_op, enable_shift;
8      wire Pload, ld_shift, set_a;
9
10     // Datapath output wires
11     wire[3:0] dividend, quotient;
12     wire[4:0] remainder, divisor;
13     wire a4; // ALSO A CONTROL INPUT WIRE
14
15     // Input wires
16     wire reset, go;
17     wire[7:0] DATA_IN;
18
19     assign reset = KEY[0];
20     assign go = KEY[1];
21     assign DATA_IN = SW[7:0];
22
23     // Control module
24     control c0(
25         .clock(CLOCK_50), .reset(reset), .go(go),
26         .a4(a4),
27         .ld_m(ld_m), .ld_a(ld_a), .ld_q(ld_q), .ld_a4(ld_a4),
28         .ld_r(ld_r), .ld_Q(ld_Q), .ld_dividend(ld_dividend),
29         .ld_alu_out(ld_alu_out), .alu_op(alu_op), .enable_shift(enable_shift),
30         .Pload(Pload), .ld_shift(ld_shift), .set_a(set_a)
31     );
32
33     // Datapath module
34     datapath d0(
35         .clock(CLOCK_50), .reset(reset),
36         .DATA_IN(DATA_IN),
37         .ld_m(ld_m), .ld_a(ld_a), .ld_q(ld_q), .ld_a4(ld_a4),
38         .ld_r(ld_r), .ld_Q(ld_Q), .ld_dividend(ld_dividend),
39         .ld_alu_out(ld_alu_out), .alu_op(alu_op), .enable_shift(enable_shift),
40         .Pload(Pload), .ld_shift(ld_shift), .set_a(set_a),
41         .m(divisor), .dividend(dividend), .Q(quotient), .r(remainder),
42         .a4(a4)
43     );
44
45     // Output
46     assign LEDR[3:0] = quotient;
47     displayHEX h0(.BIN(divisor[3:0]), .HEX(HEX0));
48     displayHEX h1(.BIN(4'b0), .HEX(HEX1));
49     displayHEX h2(.BIN(dividend), .HEX(HEX2));
50     displayHEX h3(.BIN(4'b0), .HEX(HEX3));
51     displayHEX h4(.BIN(quotient), .HEX(HEX4));
52     displayHEX h5(.BIN(remainder[3:0]), .HEX(HEX5));
53 endmodule
54
55 // Tracks state and datapath control signals depending on state
56 module control(
57     input clock, reset, go,
58     input a4,
59     output reg ld_m, ld_a, ld_q, ld_a4,
60     output reg ld_r, ld_Q, ld_dividend,
61     output reg ld_alu_out, alu_op, enable_shift,
62     output reg Pload, ld_shift, set_a
63 );
64
65 // Keeps track of state
66 reg[3:0] current_state, next_state;
67 reg[1:0] counter;
68 reg reset_counter, increment;

```

```

69
70 // Assigning state values
71 localparam S_LOAD_VALS = 4'd0,
72             S_LOAD_VALS_WAIT = 4'd1,
73             S_CYCLE_0 = 4'd2,
74             S_CYCLE_1 = 4'd3,
75             S_CYCLE_2 = 4'd4,
76             S_CYCLE_3 = 4'd5,
77             S_CYCLE_4 = 4'd6,
78             S_CYCLE_5 = 4'd7,
79             S_CYCLE_6 = 4'd8,
80             S_CYCLE_7 = 4'd9;
81
82 // Counter register for number of cycles done
83 always @(posedge clock)
84 begin
85     if(reset) // Active high reset
86         counter <= 2'b0;
87     else if(reset_counter) // Reset to beginning of cycle
88         counter <= 2'b0;
89     else if(increment) // Increment counter (done at end of a cycle)
90         counter <= counter+1;
91 end
92
93 // State table
94 always @(*)
95 begin
96     case(current_state)
97         S_LOAD_VALS: // Loop in state until value is input
98             next_state = go ? S_LOAD_VALS_WAIT:S_LOAD_VALS;
99         S_LOAD_VALS_WAIT: // Loop in state until go signal goes low
100             next_state = go ? S_LOAD_VALS_WAIT:S_CYCLE_0;
101         S_CYCLE_0: // Pload shift register
102             next_state = S_CYCLE_1;
103         S_CYCLE_1: // Shift shift register
104             next_state = S_CYCLE_2;
105         S_CYCLE_2: // Load shifted values to a and q
106             next_state = S_CYCLE_3;
107         S_CYCLE_3: // a <- a-m
108             next_state = S_CYCLE_4;
109         S_CYCLE_4: // q0 <- !a4
110             next_state = a4 ? S_CYCLE_5:S_CYCLE_6;
111         S_CYCLE_5: // a <- a+m
112             next_state = S_CYCLE_6;
113         S_CYCLE_6: // Increment counter
114             next_state = (counter==3) ? S_CYCLE_7:S_CYCLE_0;
115         S_CYCLE_7: // Load a and q values to output
116             next_state = S_LOAD_VALS;
117         default: next_state = S_LOAD_VALS;
118     endcase
119 end
120
121 // Changing data control signals
122 always @(*)
123 begin
124     // Initializing signals to 0 to avoid latches
125     ld_m = 0; ld_a = 0; ld_q = 0; ld_a4 = 0;
126     ld_r = 0; ld_Q = 0; ld_dividend = 0;
127     ld_alu_out = 0; alu_op = 0; enable_shift = 0;
128     Pload = 0; ld_shift = 0; set_a = 0;
129     increment = 0; reset_counter = 0;
130
131     case(current_state)
132         S_LOAD_VALS: // Load input values
133         begin
134             ld_m = 1;
135             set_a = 1;
136             ld_dividend = 1;
137             ld_shift = 0; ld_q = 1;

```

```

138         reset_counter = 1;
139     end
140     S_CYCLE_0: // Pload shift register
141     begin
142         Pload = 1;
143     end
144     S_CYCLE_1: // Shift shift register
145     begin
146         enable_shift = 1;
147     end
148     S_CYCLE_2: // Load shifted values to a and q
149     begin
150         ld_shift = 1; ld_q = 1;
151         ld_alu_out = 0; ld_a = 1;
152     end
153     S_CYCLE_3: // a <- a-m
154     begin
155         ld_alu_out = 1; ld_a = 1;
156         alu_op = 1; // Subtraction
157     end
158     S_CYCLE_4: // q0 <- !a4
159     begin
160         ld_a4 = 1;
161     end
162     S_CYCLE_5: // a <- a+m
163     begin
164         ld_alu_out = 1; ld_a = 1;
165         alu_op = 0;
166     end
167     S_CYCLE_6: // Increment counter
168     begin
169         increment = 1;
170     end
171     S_CYCLE_7: // Load a and q values to output
172     begin
173         ld_r = 1;
174         ld_Q = 1;
175     end
176 endcase
177 end
178
179 // Register for current state
180 always @(posedge clock)
181 begin
182     if(reset) // Reset to value input state, active high
183         current_state <= S_LOAD_VALS;
184     else // Load next state
185         current_state <= next_state;
186     end
187 endmodule
188
189 module datapath(
190     input clock,reset,
191     input[7:0] DATA_IN,
192     input ld_m,ld_a,ld_q,ld_a4,
193     input ld_r,ld_Q,ld_dividend,
194     input ld_alu_out,alu_op,enable_shift,
195     input Pload,ld_shift,set_a,
196     output reg[3:0] dividend,Q,
197     output reg[4:0] r,m,
198     output reg[2:0] counter,
199     output a4
200 );
201
202 // Internal registers
203 reg[4:0] a,alu_out;
204 reg[3:0] q;
205 reg[8:0] shift_out;
206

```

```

207 // Registers m,a,q,r,Q, and dividend with input logic
208 always @(posedge clock)
209 begin
210     if(reset) // Active high reset
211     begin
212         m <= 5'b0;
213         a <= 5'b0;
214         q <= 4'b0;
215         r <= 5'b0;
216         Q <= 4'b0;
217         dividend <= 4'b0;
218     end
219     else
220     begin
221         // Divisor register
222         if(ld_m)
223             m <= {1'b0,DATA_IN[3:0]};
224         // Register A
225         if(ld_a)
226             a <= ld_alu_out ? alu_out:shift_out[8:4];
227         else if(set_a)
228             a <= 5'b0;
229         // Dividend register (NOT OUTPUT)
230         if(ld_q)
231             q <= ld_shift ? shift_out[3:0]:DATA_IN[7:4];
232         else if(ld_a4)
233             q[0] <= !a[4];
234         // Remainder register
235         if(ld_r)
236             r <= a;
237         // Quotient register
238         if(ld_Q)
239             Q <= q;
240         // Dividend register (OUTPUT)
241         if(ld_dividend)
242             dividend <= DATA_IN[7:4];
243     end
244 end
245
246 // ALU
247 always @(*)
248 begin
249     case(alu_op)
250     0: // L+R
251         alu_out = a+m;
252     1: // L-R
253         alu_out = a-m;
254     default: alu_out = 0;
255     endcase
256 end
257
258 // Shift register
259 always @(posedge clock)
260 begin
261     if(reset) // Active high reset
262         shift_out <= 0;
263     else if(Pload) // Parallel load
264         shift_out <= {a,q};
265     else if(enable_shift) // Shift left, insert complement of MSB to LSB
266         shift_out <= {shift_out[7:0],1'b0};
267 end
268
269 // Assign a4
270 assign a4 = a[4];
271 endmodule
272
273 // Turns decimal to HEX (from lab 2)
274 module displayHEX(input [3:0] BIN, output [6:0] HEX);
275     wire x = BIN[3], y = BIN[2], z = BIN[1], w = BIN[0];

```

```

276 //assign each segment with appropriate formula
277 assign HEX[0] = ~( (x|y|z|~w) & (x|~y|z|w) & (~x|y|~z|~w) & (~x|~y|z|~w) );
278 assign HEX[1] =
~( (x|~y|z|~w) & (x|~y|~z|w) & (~x|y|~z|~w) & (~x|~y|z|w) & (~x|~y|~z|w) & (~x|~y|~z|~w) );
279 assign HEX[2] = ~( (x|y|~z|w) & (~x|~y|z|w) & (~x|~y|~z|w) & (~x|~y|~z|~w) );
280 assign HEX[3] =
~( (x|y|z|~w) & (x|~y|z|w) & (x|~y|~z|~w) & (~x|y|z|~w) & (~x|y|~z|w) & (~x|~y|~z|~w) );
281 assign HEX[4] =
~( (x|y|z|~w) & (x|y|~z|~w) & (x|~y|z|w) & (x|~y|z|~w) & (x|~y|~z|~w) & (~x|y|z|~w) );
282 assign HEX[5] = ~( (x|y|z|~w) & (x|y|~z|w) & (x|y|~z|~w) & (x|~y|~z|~w) & (~x|~y|z|~w) );
283 assign HEX[6] = ~( (x|y|z|w) & (x|y|z|~w) & (x|~y|~z|~w) & (~x|~y|z|w) );
284 endmodule
285

```