

```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3  module ALU(input [9:0] SW, input [3:0] KEY, output [6:0] HEX0,HEX1,HEX2,HEX3,HEX4,HEX5,
4  output [9:0] LEDR);
5      wire [3:0] A,B;
6      wire [2:0] sel;
7
8      wire [4:0] adderOut;
9
10     // Input assignment
11     assign A = SW[7:4];
12     assign B = SW[3:0];
13     assign sel = KEY[2:0];
14
15     // Full adder instantiation
16     fullAdder4bit fa(.A(A),.B(B),.S(adderOut[3:0]),.Cin(0),.Cout(adderOut[4]));
17
18     reg [7:0] ALUout; // Always block output
19
20     always @(*)
21     begin
22         case(sel)
23             3'b000: // A+B using fullAdder4bit
24                 ALUout = {3'b000,adderOut};
25             3'b001: // A+B using Verilog "+" operator
26                 ALUout = A+B;
27             3'b010: // A NAND B in lower 4 bits, ANOR B in upper 4
28                 ALUout = {~(A|B),~(A&B)};
29             3'b011: // If there is at least one bit that is one output 8'b11000000
30                 ALUout = (A|B > 0 ? 8'b11000000:8'b00000000);
31             3'b100: // If A has exactly 2 1's and B has exactly 3 1's output 8'bb00111111
32                 ALUout = ((A[0]+A[1]+A[2]+A[3]==2)&(B[0]+B[1]+B[2]+B[3]==3) ?
33                     8'b00111111:8'b00000000);
34             3'b101: // B in most sig 4 bits and A complement in least sig 4 bits
35                 ALUout = {B,~A};
36             3'b110: // A XNOR B in lower 4 bits, A XOR B in upper 4 bits
37                 ALUout = {A^B,~(A^B)};
38             default: ALUout = 8'b00000000; // Default just make 0
39         endcase
40     end
41
42     // Output
43     assign LEDR[7:0] = ALUout;
44     displayHEX h0(.BIN(B),.HEX(HEX0));
45     displayHEX h1(.BIN(4'b0000),.HEX(HEX1));
46     displayHEX h2(.BIN(A),.HEX(HEX2));
47     displayHEX h3(.BIN(4'b0000),.HEX(HEX3));
48     displayHEX h4(.BIN(ALUout[3:0]),.HEX(HEX4));
49     displayHEX h5(.BIN(ALUout[7:4]),.HEX(HEX5));
50 endmodule
51
52 // Full adder for 2 4-bit numbers
53 module fullAdder4bit(input [3:0] A,B, input Cin, output [3:0] S, output Cout);
54     wire C1,C2,C3; // Intermediary wires
55
56     adder bit0(.a(A[0]),.b(B[0]),.s(S[0]),.cin(Cin),.cout(C1));
57     adder bit1(.a(A[1]),.b(B[1]),.s(S[1]),.cin(C1),.cout(C2));
58     adder bit2(.a(A[2]),.b(B[2]),.s(S[2]),.cin(C2),.cout(C3));
59     adder bit3(.a(A[3]),.b(B[3]),.s(S[3]),.cin(C3),.cout(Cout));
60 endmodule
61
62 // Adder bit slice
63 // digit = a XOR b XOR cin, carry = a*b+a*cin+b*cin
64 module adder(input a,b,cin, output s,cout);
65     assign s = a ^ b ^ cin;
66     assign cout = (a&b) | (a&cin) | (b&cin);
67 endmodule
68
69 // Turns decimal to HEX (from lab 2)

```

```

68 module displayHEX(input [3:0] BIN, output [6:0] HEX);
69     wire x = BIN[3], y = BIN[2], z = BIN[1], w = BIN[0];
70     //assign each segment with appropriate formula
71     assign HEX[0] = ~(x|y|z|~w)&(x|~y|z|w)&(~x|y|~z|~w)&(~x|~y|z|~w));
72     assign HEX[1] =
73         ~(x|~y|z|~w)&(x|~y|~z|w)&(~x|y|~z|~w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|~w));
74     assign HEX[2] = ~(x|y|~z|w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|~w));
75     assign HEX[3] =
76         ~(x|y|z|~w)&(x|~y|z|w)&(x|~y|~z|~w)&(~x|y|z|~w)&(~x|y|~z|w)&(~x|~y|~z|~w));
77     assign HEX[4] =
78         ~(x|y|z|~w)&(x|y|~z|~w)&(x|~y|z|w)&(x|~y|z|~w)&(x|~y|~z|~w)&(~x|y|z|~w));
79     assign HEX[5] = ~(x|y|z|~w)&(x|y|~z|w)&(x|y|~z|~w)&(x|~y|~z|~w)&(~x|~y|z|~w));
80     assign HEX[6] = ~(x|y|z|w)&(x|y|z|~w)&(x|~y|~z|~w)&(~x|~y|z|w));
81 endmodule

```