

```

1  // Reset with KEY[0]. SW[9] is Run.
2  // The processor executes the instructions in the file inst_mem.mif
3  module part3 (KEY, SW, CLOCK_50, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR);
4      input [0:0] KEY;
5      input [9:0] SW;
6      input CLOCK_50;
7      output [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
8      output [9:0] LEDR;
9
10     wire [15:0] DOUT, ADDR;
11     wire Done;
12     reg [15:0] DIN;
13     wire W, Sync, Run;
14     wire inst_mem_cs, SW_cs, LED_reg_cs, seven_seg_cs;
15     wire [15:0] inst_mem_q;
16     wire [8:0] LED_reg, SW_reg; // LED[9] and SW[9] are used for Run
17
18     // synchronize the Run input
19     flipflop U1 (SW[9], KEY[0], CLOCK_50, Sync);
20     flipflop U2 (Sync, KEY[0], CLOCK_50, Run);
21
22     // module proc(DIN, Resetn, Clock, Run, DOUT, ADDR, W, Done);
23     proc U3 (DIN, KEY[0], CLOCK_50, Run, DOUT, ADDR, W, Done);
24
25     assign inst_mem_cs = (ADDR[15:12] == 4'h0);
26     assign LED_reg_cs = (ADDR[15:12] == 4'h1);
27     assign seven_seg_cs = (ADDR[15:12] == 4'h2);
28     assign SW_cs = (ADDR[15:12] == 4'h3);
29     // module inst_mem (data, wren, address, clock, q);
30     inst_mem U4 (ADDR[7:0], CLOCK_50, DOUT, inst_mem_cs & W, inst_mem_q);
31
32     always @ (*)
33     if (inst_mem_cs == 1'b1)
34         DIN = inst_mem_q;
35     else if (SW_cs == 1'b1)
36         DIN = {7'b0000000, SW_reg};
37     else
38         DIN = 16'bxxxxxxxxxxxxxxxx;
39
40     // module regn(R, Rin, Clock, Q);
41     regn #(n(9)) U5 (DOUT[8:0], LED_reg_cs & W, CLOCK_50, LED_reg);
42     assign LEDR[8:0] = LED_reg;
43     assign LEDR[9] = Run;
44
45     // module regn(R, Rin, Clock, Q);
46     regn #(n(9)) U7 (SW[8:0], 1'b1, CLOCK_50, SW_reg); // SW[9] is used for Run
47
48     // 7 Segment display
49     // module seg7_scroll (Data, Addr, Sel, Resetn, Clock, H5, H4, H3, H2, H1, H0);
50     seg7_scroll HEX(DOUT[6:0], ADDR[2:0], seven_seg_cs & W, KEY[0], CLOCK_50, HEX5,
51     HEX4, HEX3, HEX2, HEX1, HEX0);
52 endmodule
53

```