

```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3  // Left/right 8-bit rotating register
4  module rotatingRegister8bit(input [9:0] SW, input [3:0] KEY, output [9:0] LEDR);
5      wire[7:0] DATA_IN;
6      wire reset,clock,parallelLoadn,rotateRight,LSRight;
7
8      wire[7:0] Q;
9      wire m0;
10
11     // Input assignment
12     assign {LSRight,rotateRight,parallelLoadn,clock} = KEY;
13     assign reset = SW[9];
14     assign DATA_IN = SW[7:0];
15
16     // Multiplexer to decide whether it is a right rotating or a right shift
17     mux2to1 mux0(.x(Q[0]),.y(0),.s(LSRight),.m(m0));
18
19     // Putting the 8 rotation slices together
20     regSlice r0(.clock(clock),.reset(reset),.loadLeft(rotateRight),.loadn(parallelLoadn),
21                .D(DATA_IN[0]),.Q(Q[0]),.left(Q[1]),.right(Q[7]));
22     regSlice r1(.clock(clock),.reset(reset),.loadLeft(rotateRight),.loadn(parallelLoadn),
23                .D(DATA_IN[1]),.Q(Q[1]),.left(Q[2]),.right(Q[0]));
24     regSlice r2(.clock(clock),.reset(reset),.loadLeft(rotateRight),.loadn(parallelLoadn),
25                .D(DATA_IN[2]),.Q(Q[2]),.left(Q[3]),.right(Q[1]));
26     regSlice r3(.clock(clock),.reset(reset),.loadLeft(rotateRight),.loadn(parallelLoadn),
27                .D(DATA_IN[3]),.Q(Q[3]),.left(Q[4]),.right(Q[2]));
28     regSlice r4(.clock(clock),.reset(reset),.loadLeft(rotateRight),.loadn(parallelLoadn),
29                .D(DATA_IN[4]),.Q(Q[4]),.left(Q[5]),.right(Q[3]));
30     regSlice r5(.clock(clock),.reset(reset),.loadLeft(rotateRight),.loadn(parallelLoadn),
31                .D(DATA_IN[5]),.Q(Q[5]),.left(Q[6]),.right(Q[4]));
32     regSlice r6(.clock(clock),.reset(reset),.loadLeft(rotateRight),.loadn(parallelLoadn),
33                .D(DATA_IN[6]),.Q(Q[6]),.left(Q[7]),.right(Q[5]));
34     // Make sure to load m0 into left to allow LSRight to work
35     regSlice r7(.clock(clock),.reset(reset),.loadLeft(rotateRight),.loadn(parallelLoadn),
36                .D(DATA_IN[7]),.Q(Q[7]),.left(m0),.right(Q[6]));
37
38     assign LEDR[7:0] = Q; // Output
39 endmodule
40
41 // A single slice of the rotating register
42 // NOTE: rotating right = loading in the left bit
43 module regSlice(input left,right,D,loadLeft,loadn,clock,reset, output Q);
44     wire m1,m2;
45
46     // Multiplexer to choose whether to load left or right
47     mux2to1 mux1(.x(right),.y(left),.s(loadLeft),.m(m1));
48     // Multiplexer for whether to actually load digit
49     mux2to1 mux2(.x(D),.y(m1),.s(loadn),.m(m2));
50     // Flip-flop
51     flipflop register(.clock(clock),.reset(reset),.D(m2),.Q(Q));
52 endmodule
53
54 // 2 to 1 multiplexer, processes 1 bit
55 module mux2to1(input x,y,s, output m);
56     reg muxOut;
57
58     // Multiplexer code
59     always @(*)
60     begin
61         if(s==0)
62             muxOut = x;
63         else
64             muxOut = y;
65     end
66
67     // Assign to output
68     assign m = muxOut;
69 endmodule

```

```
70
71 // Active-high, synchronus reset positive edge triggered flip flop
72 module flipflop(input clock,reset, input D, output Q);
73     reg q;
74
75     // Triggered every time clock rises -> on button press
76     always @(posedge clock)
77     begin
78         if(reset==1) // Set to 0
79             q <= 0;
80         else // Pass output of ALU to q
81             q <= D;
82     end
83
84     assign Q = q;
85 endmodule
86
```