

```

1      .section .vectors, "ax"
2      B      _start          // reset vector
3      B      SERVICE_UND     // undefined instruction vector
4      B      SERVICE_SVC     // software interrupt vector
5      B      SERVICE_ABT_INST // aborted prefetch vector
6      B      SERVICE_ABT_DATA // aborted data vector
7      .word 0                // unused vector
8      B      SERVICE_IRQ     // IRQ interrupt vector
9      B      SERVICE_FIQ     // FIQ interrupt vector
10
11     .text
12     .global _start
13     /* Set up stack pointers for IRQ and SVC processor modes */
14     MOV     R1, #0b11010010 // interrupts masked, MODE = IRQ
15     MSR     CPSR_c, R1      // change to IRQ mode
16     LDR     SP, =0xFFFFFFFF - 3 // set IRQ stack to A9 onchip memory
17
18     MOV     R1, #0b11010011 // interrupts masked, MODE = SVC
19     MSR     CPSR, R1        // change to supervisor mode
20     LDR     SP, =0x3FFFFFFF - 3 // set SVC stack to top of DDR3 memory
21
22     BL      CONFIG_GIC      // configure the ARM generic interrupt
23     BL      CONFIG_PRIV_TIMER // configure the private timer
24     BL      CONFIG_TIMER    // configure the Interval Timer
25     BL      CONFIG_KEYS     // configure the pushbutton KEYS port
26
27     /* Enable IRQ interrupts in the ARM processor */
28     MOV     R0, #0b01010011 // IRQ unmasked, MODE = SVC
29     MSR     CPSR_c, R0
30
31     LDR     R5, =0xFF200000 // LEDR base address
32     LDR     R6, =0xFF200020 // HEX3-0 base address
33
34     LOOP:
35         LDR     R4, COUNT    // global variable
36         STR     R4, [R5]     // light up the red lights
37         LDR     R4, HEX_CODE // global variable
38         STR     R4, [R6]     // show the time in format SS:DD
39
40         B       LOOP        // Endlessly loop
41
42     /* Configure the MPCore private timer to create interrupts every 1/100 seconds */
43     CONFIG_PRIV_TIMER:
44         LDR     R0, =0xFFFE600 // A9 private timer address
45         LDR     R1, =2000000    // 0.01 seconds on 200MHz clock
46         STR     R1, [R0]
47         MOV     R1, #0b111      // Start timer and set it to auto-reload
48         STR     R1, [R0, #0x8]
49         BX      LR
50
51     /* Configure the Interval Timer to create interrupts at 0.25 second intervals */
52     CONFIG_TIMER:
53         LDR     R0, =0xFF202000 // FPGA timer base address
54         LDR     R1, RATE
55         STR     R1, [R0, #8]    // Set lower bits of timer
56         LSR     R1, #16
57         STR     R1, [R0, #12]   // Set upper bits of timer
58         MOV     R1, #0b0111    // Control register bits
59         STR     R1, [R0, #4]    // Start timer, set auto-reload and enable
60         interrupts
61         BX      LR
62
63     /* Configure the pushbutton KEYS to generate interrupts */
64     CONFIG_KEYS:
65         LDR     R0, =0xFF200050 // KEY address
66         MOV     R1, #0xF        // set interrupt mask bits
67         STR     R1, [R0, #0x8]  // interrupt mask register (base + 8)
68         BX      LR
69
70     /* Define the exception service routines */

```

```

68 SERVICE_IRQ:    PUSH    {R0-R7, LR}
69                LDR      R4, =0xFFFFEC100    // GIC CPU interface base address
70                LDR      R5, [R4, #0x0C]      // read the ICCIAR in the CPU interface
71
72 FPGA_IRQ1_HANDLER:
73                CMP      R5, #29              // check the interrupt ID
74                BEQ      PRIV_INTERRUPT
75                CMP      R5, #73
76                BEQ      KEY_INTERRUPT
77                CMP      R5, #72
78                BEQ      CLK_INTERRUPT
79
80 UNEXPECTED:     B        UNEXPECTED          // if not recognized, stop here
81 PRIV_INTERRUPT: BL      PRIV_TIMER_ISR
82                B        EXIT_IRQ
83 KEY_INTERRUPT:  BL      KEY_ISR
84                B        EXIT_IRQ
85 CLK_INTERRUPT:  BL      TIMER_ISR
86                B        EXIT_IRQ
87
88 EXIT_IRQ:       STR      R5, [R4, #0x10]      // write to the End of Interrupt Register
89                POP      {R0-R7, LR}
90                SUBS     PC, LR, #4            // return from exception
91
92 /* Check if private timer generated an interrupt and increments time */
93 PRIV_TIMER_ISR: LDR      R0, =0xFFFFEC600    // base address of private timer
94                MOV      R1, #1
95                STR      R1, [R0, #0xC]      // clear the interrupt
96                LDR      R1, TIME             // Increment TIME
97                ADD      R1, #1
98                LDR      R2, =6000            // Load a literal
99                CMP      R1, R2               // Wrap around to 0 when TIME > 5999
100               BNE      SET_HEX
101               MOV      R1, #0
102
103 SET_HEX:        PUSH    {LR}
104                LDR      R3, =BIT_CODE
105                STR      R1, TIME             // Stores TIME
106                MOV      R0, R1               // Separate R1 into its digits
107                BL       DIVIDE
108                LDRB     R0, [R3, +R0]        // Get pattern for ones digit
109                MOV      R2, R0
110
111                MOV      R0, R1               // Get tens digit
112                BL       DIVIDE
113                LDRB     R0, [R3, +R0]        // Get pattern for tens digit
114                LSL      R0, #8
115                ORR      R2, R0
116
117                MOV      R0, R1               // Get hundredth digit
118                BL       DIVIDE               // Remainder from divide is thousandth digit
119                LDRB     R0, [R3, +R0]        // Get pattern for hundreds digit
120                LSL      R0, #16
121                ORR      R2, R0
122                LDRB     R1, [R3, +R1]        // Get pattern for thousandth digit
123                LSL      R1, #24
124                ORR      R2, R1
125
126                STR      R2, HEX_CODE         // Set HEX_CODE for 7 segments
127
128 END_PRIV_TIMER_ISR:
129                POP      {PC}                // Return
130
131 /* Check if FPGA timer generated an interrupt and adds RUN to COUNT */
132 TIMER_ISR:      LDR      R0, =0xFF202000    // base address of FPGA timer
133                MOV      R2, #0
134                STR      R2, [R0]             // clear the interrupt
135                LDR      R0, RUN              // Load RUN toggle

```

```

136         LDR     R1, COUNT          // Load counter
137         ADD     R1, R0              // Increment counter by RUN
138         STR     R1, COUNT          // Store incremented counter
139 END_TIMER_ISR:  BX     LR           // Return
140
141 /* Check if a key has been pressed and toggles RUN */
142 KEY_ISR:       LDR     R0, =0xFF200050 // base address of pushbutton KEY port
143               LDR     R1, [R0, #0xC]   // read edge capture register
144               MOV     R2, #0xF
145               STR     R2, [R0, #0xC]   // clear the interrupt
146
147 CHECK_KEY0:    MOV     R3, #0b0001
148               CMP     R3, R1           // Check for KEY0
149               BNE     CHECK_KEY1
150               LDR     R0, RUN          // LOAD RUN toggle
151               EOR     R0, #1          // Toggle RUN
152               STR     R0, RUN          // Set RUN in memory
153               B       END_KEY_ISR
154
155 CHECK_KEY1:    MOV     R3, #0b0010
156               CMP     R3, R1           // Check for KEY1
157               BNE     CHECK_KEY2
158               LDR     R0, =0xFF202000 // Address of FPGA timer
159               MOV     R1, #0b1000
160               STR     R1, [R0, #4]     // Stop timer
161               LDR     R1, RATE
162               LSR     R1, #1           // Double the rate (HALF the timeout)
163               CMP     R1, #0xFF        // Limit maximum rate
164               BGT     SET_TIMER
165               MOV     R1, #0xFF
166               B       SET_TIMER
167
168 CHECK_KEY2:    MOV     R3, #0b0100
169               CMP     R3, R1           // Check for KEY2
170               BNE     END_KEY_ISR
171               LDR     R0, =0xFF202000 // Address of FPGA timer
172               MOV     R1, #0b1000
173               STR     R1, [R0, #4]     // Stop timer
174               LDR     R1, RATE
175               LSL     R1, #1           // Half the rate (DOUBLE the timeout)
176               CMP     R1, #0           // Limit minimum rate
177               BNE     SET_TIMER
178               MOV     R1, #0xA0000000
179
180 SET_TIMER:     STR     R1, RATE          // Store the rate
181               STR     R1, [R0, #8]     // Set lower bits of timer
182               LSR     R1, #16
183               STR     R1, [R0, #12]    // Set upper bits of timer
184               MOV     R1, #0b0111     // Control register bits
185               STR     R1, [R0, #4]     // Start timer, set auto-reload and enable
               interrupts
186
187 END_KEY_ISR:   BX     LR           // Return
188
189 /* Subroutine to perform the integer division R0 / 10.
190  * Returns quotient in R1 and remainder in R0
191  */
192 DIVIDE:       PUSH    {R2,LR}
193               MOV     R2, #0
194 CONT:         CMP     R0, #10
195               BLT     DIV_END
196               SUB     R0, #10
197               ADD     R2, #1
198               B       CONT
199 DIV_END:      MOV     R1, R2           // quotient in R1 (remainder in R0)
200               POP     {R2,PC}
201
202 /* Global variables */
203 .global COUNT

```

```
204 COUNT:      .word    0x0                // used by timer
205             .global RUN                // used by pushbutton KEYS
206 RUN:         .word    0x1                // initial value to increment COUNT
207 RATE:        .word    25000000
208 TIME:        .word    0x0                // used for real-time clock
209             .global HEX_CODE
210 HEX_CODE:     .word    0x0                // used for 7-segment displays
211 BIT_CODE:     .byte    0b00111111, 0b00000110, 0b01011011, 0b01001111, 0b01100110
212             .byte    0b01101101, 0b01111101, 0b00000111, 0b01111111, 0b01100111
213             .skip    2                    // pad with 2 bytes to maintain word
214             alignment
215             .end
216
```