

```

1  `timescale 1ns / 1ns // `timescale time_unit/time_precision
2
3  // Counter that changes the speed of counting based on switch inputs
4  module multiSpeedCounter4bit(input[9:0] SW, input CLOCK_50, output[6:0] HEX0);
5      wire enable,reset;
6
7      wire[1:0] speedSelect;
8      wire[3:0] Q;
9      wire[25:0] rDivider;
10
11     reg[25:0] rDivLoad;
12
13     // When simulating use divisor = 100000
14     // Uploading to FPGA use divisor = 1
15     // Used because simulating a 50 Mhz clock for
16     // something like 10s means a very long run time
17     parameter divisor = 1;
18
19     // Input assignments
20     assign speedSelect = SW[1:0];
21     assign reset = SW[2];
22
23     // Decide the parallel load into RateDivider
24     always @(*)
25     begin
26         case(speedSelect)
27             2'b00: // Full speed (50 MHz)
28                 rDivLoad = 0;
29             2'b01: // 4 Hz (12.5M-1)
30                 rDivLoad = 1250000/divisor-1;
31             2'b10: // 2 Hz (25M-1)
32                 rDivLoad = 2500000/divisor-1;
33             2'b11: // 1 Hz (50M-1)
34                 rDivLoad = 5000000/divisor-1;
35             default: // Just set to full speed
36                 rDivLoad = 0;
37         endcase
38     end
39
40     // Instantiate rate divider
41     rateDivider
42     rD0(.clock(CLOCK_50),.reset(reset),.loadIn(rDivLoad),.rDivider(rDivider));
43     assign enable = (rDivider==0) ? 1:0;
44
45     // Actual counter
46     displayCounter counter(.clock(CLOCK_50),.enable(enable),.reset(reset),.Q(Q));
47
48     // Output
49     displayHEX h0(.BIN(Q),.HEX(HEX0));
50 endmodule
51
52 // Active low, synchronous reset positive edge triggered counter with parallel load
53 // Counts down from loadIn to 0
54 module rateDivider(input[25:0] loadIn, input clock,reset, output[25:0] rDivider);
55     reg[25:0] counter;
56
57     always @(posedge clock)
58     begin
59         if(!reset) // Active low reset to loadIn
60             counter <= loadIn;
61         else if(counter==0) // Reset to initial value (1 cycle)
62             counter <= loadIn;
63         else // Count down
64             counter <= counter-1;
65     end
66
67     assign rDivider = counter;
68 endmodule

```

```

69 // Active low, synchronous reset positive edge triggered counter
70 // Counts from 0 to F (no reset at F required since Q is only 4 bits)
71 module displayCounter(input clock,enable,reset, output[3:0] Q);
72     reg[3:0] q;
73
74     always @(posedge clock)
75     begin
76         if(!reset) // Set to 0
77             q <= 0;
78         else if(enable) // Count
79             q <= q+1;
80     end
81
82     assign Q = q;
83 endmodule
84
85 // Turns decimal to HEX
86 module displayHEX(input [3:0] BIN, output [6:0] HEX);
87     wire x = BIN[3], y = BIN[2], z = BIN[1], w = BIN[0];
88     //assign each segment with appropriate formula
89     assign HEX[0] = ~(x|y|z|~w)&(x|~y|z|w)&(~x|y|~z|~w)&(~x|~y|z|~w));
90     assign HEX[1] =
91         ~((x|~y|z|~w)&(x|~y|~z|w)&(~x|y|~z|~w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|~w));
92     assign HEX[2] = ~((x|y|~z|w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|~w));
93     assign HEX[3] =
94         ~((x|y|z|~w)&(x|~y|z|w)&(x|~y|~z|~w)&(~x|y|z|~w)&(~x|y|~z|w)&(~x|~y|~z|~w));
95     assign HEX[4] =
96         ~((x|y|z|~w)&(x|y|~z|~w)&(x|~y|z|w)&(x|~y|z|~w)&(x|~y|~z|~w)&(~x|y|z|~w));
97     assign HEX[5] = ~((x|y|z|~w)&(x|y|~z|w)&(x|y|~z|~w)&(x|~y|~z|~w)&(~x|~y|z|~w));
98     assign HEX[6] = ~((x|y|z|w)&(x|y|z|~w)&(x|~y|~z|~w)&(~x|~y|z|w));
99 endmodule

```