```
.define LED ADDRESS 0x1000
     .define SW ADDRESS 0x3000
 3
     .define MAX SPEED 0 \times 1000
 4
    // This program displays a binary counter on the LED ports
 5
 6
    // The speed of the counter is controlled by the switches
 7
                     r0, #0
                                           // Used for counting
                mvi
                        r1, #1 // Used for add/sub 1
r4, #SW_ADDRESS // Point to switches
r6, [r4] // Read SW values
8
                mvi
9
                mvi
    MAIN:
10
                ld
11
                add
                        r6, r1
                                            // Add 1 for minimum delay
12
   // Count down delay until it reaches 0
13
                                         // Reset max speed delay counter
                     r5, #MAX SPEED
14 DELAY1:
              mvi
15
                        r3, #DELAY2
                                            // Point to inner delay loop
                mvi
16
17
   // Each delay counter will count MAX_SPEED times
18 DELAY2:
                sub
                       r5, r1
                                            // Count down by 1's
19
                mvnz
                        r7, r3
                                            // Continue inner delay loop
20 // End of DELAY2
21
22
                 sub
                        r6, r1
                                            // Count down by 1's
                        r3, #DELAY1
                                            // Point to outer delay loop
23
                 mvi
24
                                            // Continue outer delay loop
                mvnz
                        r7, r3
25
   // End of DELAY1
26
27
                        r0, r1
                                            // Increment binary counter
                 add
28
                        r4, #LED_ADDRESS // Point to LED port
                 mvi
29
                st
                        r0, [r4]
                                            // Display to LED port
30
31
                                            // Endless looping
                mvi
                        r7, #MAIN
```

32

```
.define HEX ADDRESS 0x2000
     .define SW ADDRESS 0x3000
 3
     .define MAX SPEED 0x1000
     .define STACK 255
     .define COUNT STORAGE 250
 7
     // This program displays a counter on the 7 segments
8
     // The speed of the counter is controlled by the switches
9
                 mvi
                      r0, #0
                                             // Used for counting
10
                                             // Used for add/sub 1
                 mvi
                         r1, #1
                                            // Point to switches
11
                         r4, #SW ADDRESS
    MAIN:
                 mvi
                                             // Read SW values
12
                 ld
                         r6, [r4]
                         r6, r1
                                             // Add 1 for minimum delay
13
                 add
14
15
     // Count down delay until it reaches 0
                                             // Reset max speed delay counter
16
     DELAY1:
                mvi
                         r5, #MAX_SPEED
17
                         r3, #DELAY2
                                             // Point to inner delay loop
                 mvi
18
19
     // Each delay counter will count MAX SPEED times
20
                                             // Count down by 1's
    DELAY2:
                 sub
                         r5, r1
21
                 mvnz
                         r7, r3
                                             // Continue inner delay loop
22
    // End of DELAY2
23
                                             // Count down by 1's
24
                 sub
                         r6, r1
25
                                             // Point to outer delay loop
                 mvi
                         r3, #DELAY1
26
                                             // Continue outer delay loop
                 mvnz
                         r7, r3
27
    // End of DELAY1
28
29
                 add
                         r0, r1
                                              // Increment counter
30
                 mvi
                         r3, #COUNT STORAGE // Store the counter because r0 is going to be
                 modified
31
                 st
                         r0, [r3]
32
     // Display the counter in decimal
33
34
                 mvi
                         r4, #HEX ADDRESS
                                             // Point to HEX port
35
                         r6, #6
                                              // Used to count number of times DISPLAY must
                 mvi
                 loop
36
     DISPLAY:
                         r5, r7
                                              // Return address for DIV10
                 mν
37
                 mvi
                         r7, #DIV10
                                              // Call DIV10 subroutine
38
39
                 mvi
                         r5, #DATA
                                             // Used to get display pattern
40
41
                 add
                         r5, r0
                                             // Point to correct display pattern
42
                 ld
                                             // Load display pattern
                         r3, [r5]
                                             // Light up HEX display
43
                 st
                         r3, [r4]
                                             // Go to next HEX display
44
                 add
                         r4, r1
45
46
                         r0, r2
                 mν
                                             // Move quotient to r0 for next division
47
                                             // Decrement number of times DISPLAY still need
48
                 sub
                         r6, r1
                 to loop
49
                         r3, #DISPLAY
                                             // Point to display loop
                 mvi
50
                                             // Keep looping until DISPLAY has looped 6
                 mvnz
                         r7, r3
                 times (r6=0)
51
     // End of DISPLAY
52
53
                         r3, #COUNT STORAGE // Get the actual counter back
                 mvi
54
                 ld
                         r0, [r3]
55
                 mvi
                         r7, #MAIN
                                              // Endless looping
56
57
     // subroutine DIV10
58
     // This subroutine divides the number in r0 by 10
59
     // The algorithm subtracts 10 from r0 until r0 < 10, and keeps count in r2
60
    // input: r0
61
    // returns: quotient Q in r2, remainder R in r0
62
    DIV10:
                 mvi
                         r1, #1
63
                         r3, #STACK
                                             // Save registers on stack
                 mvi
64
                 sub
                         r3, r1
                                             // save registers that are modified
65
                         r6, [r3]
                 st
```

```
66
                       r3, r1
               sub
67
               st
                       r4, [r3]
                                         // end of register saving
                       r2, #0
                                         // init Q
68
               mvi
                                         // for branching
69
                       r6, RETDIV
               mvi
70
                       r4, #9
71 DLOOP:
               mvi
                                         // check if r0 is < 10 yet
                       r4, r0
72
               sub
               mvnc
73
                       r7, r6
                                         // if so, then return
74
75 INC:
               add
                       r2, r1
                                         // but if not, then increment Q
76
               mvi
                      r4, #10
77
               sub
                      r0, r4
                                         // r0 -= 10
78
               mvi
                      r7, DLOOP
                                         // continue loop
79
                      r4, [r3]
80 RETDIV:
            ld
                                    // restore saved regs
81
               add
                       r3, r1
82
               ld
                       r6, [r3]
                                       // restore the return address
83
               add
                      r3, r1
84
                      r5, r1
                                     // adjust the return address by 2
               add
85
               add
                       r5, r1
86
                                         // return results
               mv
                       r7, r5
87
88 // DATA for 7 segments
               .word 0b00111111
89 DATA:
                                         // '0'
                                         // '1'
90
               .word 0b00000110
                                         // '2'
91
               .word 0b01011011
                                         // '3'
92
               .word 0b01001111
                                         // '4'
// '5'
// '6'
93
               .word 0b01100110
94
               .word 0b01101101
95
               .word 0b01111101
                                         // '7'
96
               .word 0b00000111
                                         // '8'
97
               .word 0b01111111
                                         // '9'
98
               .word 0b01101111
```

Entity:testbench Architecture: Date: Sun Feb 03 11:04:55 EST 2019 Row: 1 Page: 1

Entity:testbench Architecture: Date: Sun Feb 03 11:20:31 EST 2019 Row: 1 Page: 1

```
// Reset with KEY[0]. SW[9] is Run.
    // The processor executes the instructions in the file inst mem.mif
 3
    module part3 (KEY, SW, CLOCK 50, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR);
 4
         input [0:0] KEY;
 5
         input [9:0] SW;
 6
         input CLOCK_50;
 7
         output [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
8
         output [9:0] LEDR;
9
10
         wire [15:0] DOUT, ADDR;
11
         wire Done;
12
         reg [15:0] DIN;
13
         wire W, Sync, Run;
         wire inst mem cs, SW cs, LED reg_cs, seven_seg_cs;
14
15
         wire [15:0] inst mem q;
16
         wire [8:0] LED reg, SW reg; // LED[9] and SW[9] are used for Run
17
18
         // synchronize the Run input
19
         flipflop U1 (SW[9], KEY[0], CLOCK 50, Sync);
20
         flipflop U2 (Sync, KEY[0], CLOCK 50, Run);
21
22
         // module proc(DIN, Resetn, Clock, Run, DOUT, ADDR, W, Done);
         proc U3 (DIN, KEY[0], CLOCK_50, Run, DOUT, ADDR, W, Done);
23
24
25
         assign inst mem cs = (ADDR[15:12] == 4'h0);
26
         assign LED reg cs = (ADDR[15:12] == 4'h1);
27
         assign seven seg cs = (ADDR[15:12] == 4'h2);
28
         assign SW_cs = (ADDR[15:12] == 4'h3);
29
         // module inst mem (data, wren, address, clock, q);
         inst mem U4 (ADDR[7:0], CLOCK_50, DOUT, inst_mem_cs & W, inst_mem_q);
30
31
32
         always @ (*)
33
         if (inst mem cs == 1'b1)
34
             DIN = inst mem q;
35
         else if (SW cs == 1'b1)
             DIN = {7'b00000000, SW reg};
36
37
         else
38
             DIN = 16'bxxxxxxxxxxxxxx;
39
40
         // module regn(R, Rin, Clock, Q);
41
         regn #(.n(9)) U5 (DOUT[8:0], LED reg cs & W, CLOCK 50, LED reg);
42
         assign LEDR[8:0] = LED reg;
43
         assign LEDR[9] = Run;
44
45
         // module regn(R, Rin, Clock, Q);
46
         regn \#(.n(9)) U7 (SW[8:0], 1'b1, CLOCK 50, SW reg); // SW[9] is used for Run
47
48
         // 7 Segment display
49
         // module seq7 scroll (Data, Addr, Sel, Resetn, Clock, H5, H4, H3, H2, H1, H0);
         seg7 scroll HEX(DOUT[6:0], ADDR[2:0], seven seg cs & W, KEY[0], CLOCK 50, HEX5,
50
         HEX4, HEX3, HEX2, HEX1, HEX0);
51
     endmodule
52
```

53

```
module proc(DIN, Resetn, Clock, Run, DOUT, ADDR, W, Done);
 2
         input [15:0] DIN;
 3
         input Resetn, Clock, Run;
 4
         output wire [15:0] DOUT;
 5
         output wire [15:0] ADDR;
 6
         output wire W;
 7
         output Done;
 8
 9
         parameter T0 = 3'b000, T1 = 3'b001, T2 = 3'b010, T3 = 3'b011, T4 = 3'b100, T5 =
10
         reg [15:0] BusWires;
11
         reg [0:7] Rin, Rout;
12
         reg [15:0] Sum;
13
         reg IRin, ADDRin, Done, DINout, DOUTin, Ain, Gin, Gout, AddSub;
14
         reg [2:0] Tstep_Q, Tstep_D;
         reg z,c; // Zero and carry flags
15
16
         reg set_z,set_c;
17
        wire [2:0] I;
18
        wire [0:7] Xreg, Yreg;
19
        wire [15:0] R0, R1, R2, R3, R4, R5, R6, R7 /* pc */, A;
20
        wire [15:0] G;
21
        wire [1:9] IR;
22
        wire [1:10] Sel; // bus selector
23
        reg pc inc, W D;
24
25
         assign I = IR[1:3];
26
         dec3to8 decX (IR[4:6], 1'b1, Xreg);
27
         dec3to8 decY (IR[7:9], 1'b1, Yreg);
28
29
         // Control FSM state table
30
         always @(Tstep Q, Run, Done)
31
         begin
32
             case (Tstep Q)
                 TO: // instruction fetch
33
                     if (~Run) Tstep_D = T0;
34
35
                     else Tstep D = T1;
36
                 T1: // wait cycle for synchronous memory
37
                     Tstep D = T2;
38
                 T2: // this time step stores the instruction word in IR
39
                     Tstep D = T3;
40
                 T3: // some instructions end after this time step
41
                     if (Done) Tstep D = T0;
42
                     else Tstep D = T4;
43
                 T4: // always go to T5 after this
44
                     Tstep D = T5;
45
                 T5: // instructions end after this time step
46
                     Tstep D = T0;
47
             endcase
48
         end
49
50
         /* Instruction Table
            000: mv Rx,Ry
51
                                    : Rx <- Ry
52
             001: mvi
                         Rx,D
                                      : Rx <- D
53
             010: add
                            Rx, Ry
                                        : Rx <- Rx + Ry
                         Rx,Ry
54
            011: sub
                                        : Rx <- Rx - Ry
55
            100: ld
                         Rx,[Ry] : Rx < - [Ry]
56
             101: st
                         Rx, [Ry] : [Ry] <- Rx
57
             110: mvnz
                                     : Rx < - Ry, if G != 0
                         Rx,Ry
58
             111: mvnc
                        Rx,Ry
                                     : Rx <- Ry, if carry-out != 1
             OPCODE format: III XXX YYY , where
59
60
             III = instruction, XXX = Rx, and YYY = Ry. For mvi,
61
             a second word of data is read in the following clock cycle
62
        * /
63
        // R7 is the program counter
64
        parameter
65
             mv = 3'b000, mvi = 3'b001, add = 3'b010, sub = 3'b011, ld = 3'b100, st =
             3'b101, mvnz = 3'b110, mvnc = 3'b111;
66
         // Control FSM outputs
67
         always @(*)
```

```
68
          begin
 69
               Done = 1'b0; Ain = 1'b0; Gin = 1'b0; Gout = 1'b0; AddSub = 1'b0;
               IRin = 1'b0; DINout = 1'b0; DOUTin = 1'b0; ADDRin = 1'b0; W_D = 1'b0;
 70
 71
               Rin = 8'b0; Rout = 8'b0; pc inc = 1'b0; set z = 1'b0; set c = 1'b0;
 72
               case (Tstep Q)
 73
                   TO: // fetch the instruction
 74
                       begin
 75
                           Rout = 8'b00000001; // R7 is program counter (pc)
 76
                           ADDRin = 1'b1;
 77
                           pc inc = Run; // to increment pc
 78
                       end
 79
                   T1: // wait cycle for synchronous memory
 80
                       // in case the instruction turns out to be mvi, read memory
 81
                       begin
 82
                           Rout = 8'b00000001; // R7 is program counter (pc)
 83
                           ADDRin = 1'b1;
 84
                       end
 85
                   T2: // store instruction on DIN in IR
 86
                       begin
 87
                            IRin = 1'b1;
 88
                       end
 89
                   T3:
                         //define signals in T3
 90
                       case (I)
 91
                           mv: // mv Rx, Ry
 92
                           begin
 93
                                Rout = Yreg;
 94
                                Rin = Xreq;
 95
                                set z = 1'b1;
 96
                                Done = 1'b1;
 97
                           end
 98
                           mvi: // mvi Rx,#D
 99
                           begin
100
                                // data is available now on DIN
                                DINout = 1'b1;
101
102
                                Rin = Xreg;
103
                                pc inc = 1'b1;
                                Done = 1'b1;
104
105
                            end
106
                           add, sub: //add, sub
107
                           begin
108
                                Rout = Xreg;
109
                                Ain = 1'b1;
110
                            end
111
                            ld: // ld Rx, [Ry]
112
                           begin
113
                                Rout = Yreg;
114
                                ADDRin = 1'b1;
115
                            end
116
                            st: // st Rx, [Ry]
117
                           begin
118
                                Rout = Yreg;
119
                                ADDRin = 1'b1;
120
                            end
121
                           mvnz: // mvnz rX,rY
122
                           begin
123
                                if(!z)
124
                                begin
125
                                    Rout = Yreg;
126
                                    Rin = Xreg;
127
                                    Done = 1'b1;
128
                                end
129
                            end
130
                           mvnc: // mvnc rX,rY
131
                           begin
132
                                if(!c)
133
                                begin
                                    Rout = Yreg;
134
135
                                    Rin = Xreg;
136
                                    Done = 1'b1;
```

```
137
                                 end
138
                            end
139
                            default: ;
140
                       endcase
141
                   T4:
                          //define signals T4
142
                        case (I)
                            add: // add
143
144
                            begin
145
                                Rout = Yreg;
146
                                 Gin = 1'b1;
147
                                 set c = 1'b1;
148
                            end
149
                            sub: // sub
150
                            begin
151
                                Rout = Yreg;
152
                                AddSub = 1'b1;
153
                                Gin = 1'b1;
154
                                 set_c = 1'b1;
155
                            end
156
                            ld: // ld Rx, [Ry]
157
                                 ; // wait cycle for synchronous memory
158
                            st: // st Rx, [Ry]
159
                            begin
160
                                Rout = Xreg;
                                 DOUTin = 1'b1;
161
162
                                W D = 1'b1;
163
                            end
164
                            default: ;
165
                        endcase
                          //define T5
166
                   T5:
167
                        case (I)
168
                            add, sub: //add, sub
169
                            begin
170
                                Gout = 1'b1;
171
                                Rin = Xreg;
172
                                 set z = 1'b1;
173
                                Done = 1'b1;
174
                            end
175
                            ld: // ld Rx,[Ry]
176
                            begin
177
                                DINout = 1'b1;
178
                                Rin = Xreg;
179
                                Done = 1'b1;
180
                            end
                            st: // st Rx,[Ry]
181
182
                            begin
183
                                Done = 1'b1;
184
                            end
185
                            default: ;
186
                        endcase
                   default: ;
187
188
               endcase
189
           end
190
191
           // Control FSM flip-flops
192
           always @(posedge Clock)
193
               if (!Resetn)
194
                   Tstep Q <= T0;</pre>
195
               else
196
                   Tstep_Q <= Tstep_D;</pre>
197
198
           // Registers for z and c flags
199
           always @(posedge Clock)
200
          begin
201
               // z flag
202
               if(!Resetn) // Active low reset
203
                   z <= 1'b1;
204
               else if(set z) // The bus wires will either be G or rY
205
                   z \le (BusWires==0);
```

```
206
207
              // c flag
208
              \ensuremath{//} If a carryout is generated then the sum is less than
209
              // either value due to the concatenated carry out digit
210
              // A borrow is required when A-B goes negative
211
              if(!Resetn) // Active low reset
212
                   c <= 1'b1;
213
              else if(set c & !AddSub) // Addition
214
                   c \le (A > A + BusWires);
215
              else if(set c & AddSub) // Subtraction
216
                   c <= (A < BusWires);</pre>
217
          end
218
219
          regn reg 0 (BusWires, Rin[0], Clock, R0);
          regn reg 1 (BusWires, Rin[1], Clock, R1);
220
221
          regn reg_2 (BusWires, Rin[2], Clock, R2);
222
          regn reg_3 (BusWires, Rin[3], Clock, R3);
223
          regn reg_4 (BusWires, Rin[4], Clock, R4);
224
          regn reg 5 (BusWires, Rin[5], Clock, R5);
225
          regn reg 6 (BusWires, Rin[6], Clock, R6);
226
227
          // R7 is program counter
228
          // module pc count(R, Resetn, Clock, E, L, Q);
229
          pc count pc (BusWires, Resetn, Clock, pc inc, Rin[7], R7);
230
231
          regn reg A (BusWires, Ain, Clock, A);
232
          regn reg DOUT (BusWires, DOUTin, Clock, DOUT);
233
          regn reg_ADDR (BusWires, ADDRin, Clock, ADDR);
234
          regn \#(.n(9)) reg IR (DIN[8:0], IRin, Clock, IR);
235
236
          flipflop reg W (W D, Resetn, Clock, W);
237
238
          // alu
239
          always @ (AddSub or A or BusWires)
240
              begin
241
              if (!AddSub)
                   Sum = A + BusWires;
242
243
             else
244
                   Sum = A - BusWires;
245
              end
246
247
          regn \#(.n(16)) reg G (Sum, Gin, Clock, G);
248
249
          // define the internal processor bus
250
          assign Sel = {Rout, Gout, DINout};
251
252
          always @(*)
253
          begin
254
              if (Sel == 10'b1000000000)
255
                  BusWires = R0;
256
          else if (Sel == 10'b0100000000)
257
                  BusWires = R1;
258
              else if (Sel == 10'b0010000000)
259
                  BusWires = R2;
              else if (Sel == 10'b0001000000)
260
261
                  BusWires = R3;
262
              else if (Sel == 10'b0000100000)
263
                   BusWires = R4;
264
              else if (Sel == 10'b0000010000)
265
                   BusWires = R5;
266
              else if (Sel == 10'b0000001000)
267
                   BusWires = R6;
268
              else if (Sel == 10'b0000000100)
269
                   BusWires = R7;
270
              else if (Sel == 10'b0000000010)
271
                  BusWires = G;
272
          else BusWires = DIN;
273
          end
274
      endmodule
```

```
275
276
277
      module pc count(R, Resetn, Clock, E, L, Q);
278
          input [15:0] R;
279
          input Resetn, Clock, E, L;
280
          output [15:0] Q;
281
          reg [15:0] Q;
282
283
          always @ (posedge Clock)
284
              if (!Resetn)
285
                   0 \le 9'b0;
286
              else if (L)
                   Q <= R;
287
              else if (E)
288
289
                   Q <= Q + 1'b1;
290
     endmodule
291
292
     module dec3to8(W, En, Y);
293
          input [2:0] W;
294
          input En;
295
          output [0:7] Y;
296
          reg [0:7] Y;
297
298
          always @(W or En)
299
          begin
300
              if (En == 1)
301
                   case (W)
302
                       3'b000: Y = 8'b10000000;
                  3'b001: Y = 8'b01000000;
303
                       3'b010: Y = 8'b00100000;
304
305
                       3'b011: Y = 8'b00010000;
306
                       3'b100: Y = 8'b00001000;
307
                       3'b101: Y = 8'b00000100;
308
                       3'b110: Y = 8'b00000010;
                       3'b111: Y = 8'b00000001;
309
310
                   endcase
311
              else
312
                   Y = 8'b00000000;
313
          end
314
      endmodule
315
316
      module regn(R, Rin, Clock, Q);
317
          parameter n = 16;
318
          input [n-1:0] R;
319
          input Rin, Clock;
320
          output [n-1:0] Q;
321
          reg [n-1:0] Q;
322
323
          always @ (posedge Clock)
324
              if (Rin)
325
                   Q <= R;
326
      endmodule
327
```

```
// Data written to registers R0 to R5 are sent to the H digits
 2
    module seg7 scroll (Data, Addr, Sel, Resetn, Clock, H5, H4, H3, H2, H1, H0);
 3
         input [6:0] Data;
 4
         input [2:0] Addr;
 5
         input Sel, Resetn, Clock;
         output [6:0] H5, H4, H3, H2, H1, H0;
 6
 7
8
         reg [5:0] enable; // Enable signal to decide which 7 segment to write to
9
10
         // One hot encode the 7 segment to be written to
11
         always @(*)
12
         begin
13
             case(Addr)
14
                 0: enable = 6'b0000001;
15
                 1: enable = 6'b000010;
                 2: enable = 6'b000100;
16
17
                 3: enable = 6'b001000;
18
                 4: enable = 6'b010000;
19
                 5: enable = 6'b100000;
20
                 default: enable = 6'b0000000;
21
             endcase
22
         end
23
24
         // Registers for the data written to each 7 segment display
25
         regne HEX0(.R(~Data),.Clock(Clock),.Resetn(Resetn),.E(enable[0] & Sel),.Q(H0));
26
         regne HEX1(.R(~Data),.Clock(Clock),.Resetn(Resetn),.E(enable[1] & Sel),.Q(H1));
27
         regne HEX2(.R(~Data),.Clock(Clock),.Resetn(Resetn),.E(enable[2] & Sel),.Q(H2));
28
         regne HEX3(.R(~Data),.Clock(Clock),.Resetn(Resetn),.E(enable[3] & Sel),.Q(H3));
29
         regne HEX4(.R(~Data),.Clock(Clock),.Resetn(Resetn),.E(enable[4] & Sel),.Q(H4));
30
         regne HEX5(.R(~Data),.Clock(Clock),.Resetn(Resetn),.E(enable[5] & Sel),.Q(H5));
31
32
     endmodule
33
34
    module regne (R, Clock, Resetn, E, Q);
35
         parameter n = 7;
         input [n-1:0] R;
36
37
         input Clock, Resetn, E;
38
         output [n-1:0] Q;
39
         reg [n-1:0] Q;
40
41
         always @(posedge Clock)
42
             if (Resetn == 0)
43
                 Q \le \{n\{1'b1\}\};
44
             else if (E)
45
                 Q <= R;
46
     endmodule
```

47