```
1
     `timescale 1ns / 1ns // `timescale time unit/time precision
 2
 3
     // 8 bit counter using T flipflops
 4
     module TFFcounter8bit(input[9:0] SW, input[3:0] KEY, output[6:0] HEX0, HEX1);
 5
         wire clock, enable, reset;
 6
 7
         wire[7:0] Q;
8
         wire[6:0] QT;
9
10
          // Input assignment
11
          assign clock = KEY[0];
12
          assign enable = SW[1];
13
          assign reset = SW[0];
14
15
          // Putting 6 counter slices together with a single TFFs at the ends
16
          T flipflop bit0(.clock(clock),.reset(reset),.T(enable),.Q(Q[0]));
17
          counterSlice bit1(.clock(clock),.reset(reset),.enable(Q[0]),.Q(Q[1]),.QandT(QT[0]));
18
          counterSlice bit2(.clock(clock),.reset(reset),.enable(QT[0]),.Q(Q[2]),.QandT(QT[1]));
19
          counterSlice bit3(.clock(clock),.reset(reset),.enable(QT[1]),.Q(Q[3]),.QandT(QT[2]));
20
          counterSlice bit4(.clock(clock),.reset(reset),.enable(QT[2]),.Q(Q[4]),.QandT(QT[3]));
           \texttt{counterSlice bit5(.clock(clock),.reset(reset),.enable(QT[3]),.Q(Q[5]),.QandT(QT[4])); } \\
21
22
          counterSlice bit6(.clock(clock),.reset(reset),.enable(QT[4]),.Q(Q[6]),.QandT(QT[5]));
23
          T flipflop bit7(.clock(clock),.reset(reset),.T(QT[5]),.Q(Q[7]));
24
25
          // Output
          displayHEX h0(.BIN(Q[3:0]),.HEX(HEX0));
26
27
          displayHEX h1(.BIN(Q[7:4]),.HEX(HEX1));
28
     endmodule
29
30
     // Counter slice, not applicable to last slice (no AND gate)
31
     // Just a TFF + an AND gate
32
     module counterSlice(input enable,clock,reset, output Q,QandT);
33
          T flipflop tff(.T(enable),.clock(clock),.reset(reset),.Q(Q));
          assign QandT = Q & enable;
34
35
     endmodule
36
37
     // Active-low, synchronous reset positive edge triggered TFF
38
     module T flipflop(input T,clock,reset, output Q);
39
          reg q;
40
41
          // Triggered on clock rises -> button presses
42
          always @ (posedge clock)
43
          begin
44
              if(!reset) // Set to 0
45
                  q <= 0;
46
              else if(!T) // Pass through Q
47
                  q <= Q;
48
              else if(T) // Pass through Q complement
49
                  q <= ~Q;
50
          end
51
52
          assign Q = q;
53
     endmodule
54
55
     // Turns decimal to HEX
56
     module displayHEX(input [3:0] BIN, output [6:0] HEX);
57
           wire x = BIN[3], y = BIN[2], z = BIN[1], w = BIN[0];
58
           //assign each segment with appropriate formula
59
           assign \text{HEX}[0] = \sim ((x|y|z|\sim w) \& (x|\sim y|z|w) \& (\sim x|y|\sim z|\sim w) \& (\sim x|\sim y|z|\sim w));
60
           assign HEX[1] =
           ~((x|~y|z|~w)&(x|~y|~z|w)&(~x|y|~z|~w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|w);
61
           assign \text{HEX}[2] = \sim ((x|y|\sim z|w) & (\sim x|\sim y|z|w) & (\sim x|\sim y|\sim z|w) & (\sim x|\sim y|\sim z|\sim w));
62
           assign HEX[3] =
           ~((x|y|z|~w)&(x|~y|z|w)&(x|~y|~z|~w)&(~x|y|z|~w)&(~x|y|~z|w)&(~x|~y|~z|~w));
63
           assign HEX[4] =
           ~ ((x|y|z|~w)&(x|y|~z|~w)&(x|~y|z|w)&(x|~y|z|~w)&(x|~y|z|~w)&(x|~y|z|~w));
64
           assign \text{HEX}[5] = \sim ((x|y|z|\sim w) \& (x|y|\sim z|w) \& (x|y|\sim z|\sim w) \& (x|\sim y|\sim z|\sim w) \& (\sim x|\sim y|z|\sim w));
65
           assign HEX[6] = \sim ((x|y|z|w)&(x|y|z|\sim w)&(x|\sim y|\sim z|\sim w)&(\sim x|\sim y|z|w));
66
     endmodule
```