```
`timescale 1ns / 1ns
 1
 2
 3
     module memory(input[9:0] SW, input[3:0] KEY, output[6:0] HEX0, HEX2, HEX4, HEX5);
          wire[3:0] DATA IN,DATA OUT;
 4
 5
          wire[4:0] address;
 6
          wire writeEnable,clock;
 7
 8
           // Input assignments
9
           assign DATA IN = SW[3:0];
10
           assign address = SW[8:4];
11
           assign writeEnable = SW[9];
12
           assign clock = KEY[0];
1.3
           // Memory module
14
15
           ram32x4 ram0(
16
                .clock(clock),.wren(writeEnable),
17
                .address (address),
18
                .data(DATA IN),.q(DATA OUT)
19
           );
20
21
           // Output
22
           displayHEX h0 (.BIN (DATA OUT), .HEX (HEXO));
23
           displayHEX h2(.BIN(DATA IN),.HEX(HEX2));
2.4
           displayHEX h4(.BIN(address[3:0]),.HEX(HEX4));
25
           displayHEX h5(.BIN({3'b0,address[4]}),.HEX(HEX5));
26
      endmodule
27
28
29
     // Turns decimal to HEX
30
    module displayHEX(input [3:0] BIN, output [6:0] HEX);
31
            wire x = BIN[3], y = BIN[2], z = BIN[1], w = BIN[0];
32
            //assign each segment with appropriate formula
33
            assign HEX[0] = \sim ((x|y|z|\sim w)&(x|\sim y|z|w)&(\sim x|y|\sim z|\sim w)&(\sim x|\sim y|z|\sim w));
            assign HEX[1] =
34
            ~((x|~y|z|~w)&(x|~y|~z|w)&(~x|y|~z|~w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|w),;
35
            assign \text{HEX}[2] = \sim ((x|y|\sim z|w) & (\sim x|\sim y|z|w) & (\sim x|\sim y|\sim z|w) & (\sim x|\sim y|\sim z|\sim w));
36
            assign HEX[3] =
            \sim ((x|y|z|\sim w) & (x|\sim y|z|w) & (x|\sim y|\sim z|\sim w) & (\sim x|y|z|\sim w) & (\sim x|y|\sim z|w) & (\sim x|\sim y|\sim z|\sim w));
37
            assign HEX[4] =
             \sim ((x|y|z|\sim w) & (x|y|\sim z|\sim w) & (x|\sim y|z|w) & (x|\sim y|z|\sim w) & (x|\sim y|\sim z|\sim w) & (\sim x|y|z|\sim w)); 
38
            assign \text{HEX}[5] = \sim ((x|y|z|\sim w) \& (x|y|\sim z|w) \& (x|y|\sim z|\sim w) \& (x|\sim y|\sim z|\sim w) \& (\sim x|\sim y|z|\sim w));
39
            assign HEX[6] = \sim ((x|y|z|w)&(x|y|z|\sim w)&(x|\sim y|\sim z|\sim w)&(\sim x|\sim y|z|w));
40
      endmodule
41
```