```
.section .vectors, "ax"
 2
                                                   // reset vector
                      В
                               start
 3
                              SERVICE UND
                                                   // undefined instruction vector
                      В
                                                   // software interrupt vector
 4
                              SERVICE SVC
                      В
                                                   // aborted prefetch vector // aborted data vector
 5
                      В
                              SERVICE ABT INST
                              SERVICE ABT_DATA
 6
 7
                      .word
                              0
                                                   // unused vector
                              SERVICE IRQ
8
                                                   // IRQ interrupt vector
                      В
 9
                              SERVICE FIQ
                      В
                                                   // FIQ interrupt vector
10
                      .text
11
                      .global start
12
      start:
     \overline{/}* Set up stack pointers for IRQ and SVC processor modes */
13
                              R1, #0b11010010
14
                      MOV
                                                   // interrupts masked, MODE = IRQ
15
                                                   // change to IRQ mode
                      MSR
                              CPSR c, R1
16
                              SP, =0xFFFFFFFF - 3 // set IRQ stack to A9 onchip memory
                      LDR
17
18
                      MOV
                              R1, #0b11010011
                                                   // interrupts masked, MODE = SVC
19
                      MSR
                              CPSR, R1
                                                    // change to supervisor mode
20
                              SP, =0x3FFFFFFF - 3 // set SVC stack to top of DDR3 memory
                      LDR
21
22
                      _{\mathrm{BL}}
                              CONFIG GIC
                                                   // configure the ARM generic interrupt
                      controller
23
                      RT.
                              CONFIG PRIV TIMER
                                                   // configure the private timer
24
                                                   // configure the Interval Timer
                      BL
                              CONFIG TIMER
25
                      BT.
                              CONFIG KEYS
                                                   // configure the pushbutton KEYs port
26
27
     /* Enable IRQ interrupts in the ARM processor */
28
                      MOV
                               RO, #0b01010011
                                                 // IRQ unmasked, MODE = SVC
29
                      MSR
                               CPSR c, R0
30
31
                      LDR
                              R5, =0xFF200000
                                                   // LEDR base address
32
                      LDR
                              R6, =0xFF200020
                                                   // HEX3-0 base address
    LOOP:
33
                                                   // global variable
34
                      LDR
                              R4, COUNT
                                                   // light up the red lights
35
                      STR
                              R4, [R5]
36
                              R4, HEX CODE
                                                   // global variable
                      LDR
37
                      STR
                              R4, [R6]
                                                   // show the time in format SS:DD
38
39
                      В
                              LOOP
                                                    // Endlessly loop
40
41
     /* Configure the MPCore private timer to create interrupts every 1/100 seconds */
42
     CONFIG PRIV TIMER:
43
                              R0, =0 \times FFFEC600
                                                   // A9 private timer address
                      LDR
44
                      LDR
                              R1, =2000000
                                                   // 0.01 seconds on 200MHz clock
45
                      STR
                              R1, [R0]
                                                   // Start timer and set it to auto-reload
46
                      MOV
                              R1, #0b111
47
                      STR
                              R1, [R0, #0x8]
48
                      ВХ
                              LR
49
50
     /* Configure the Interval Timer to create interrupts at 0.25 second intervals */
                                                 // FPGA timer base address
51
     CONFIG TIMER:
                      LDR
                              R0, =0 \times FF202000
52
                      LDR
                              R1, RATE
53
                      STR
                              R1, [R0, #8]
                                                   // Set lower bits of timer
54
                      LSR
                              R1, #16
55
                      STR
                              R1, [R0, #12]
                                                   // Set upper bits of timer
56
                      VOM
                              R1, #0b0111
                                                   // Control register bits
57
                      STR
                              R1, [R0, #4]
                                                   // Start timer, set auto-reload and enable
                      interrupts
58
                      ВХ
                              LR
59
60
     /* Configure the pushbutton KEYS to generate interrupts */
61
     CONFIG KEYS:
62
                              R0, =0xFF200050
                                                   // KEY address
                      LDR
63
                      MOV
                              R1, #0xF
                                                   // set interrupt mask bits
64
                      STR
                              R1, [R0, #0x8]
                                                  // interrupt mask register (base + 8)
65
                      ВХ
                              LR
66
67
     /* Define the exception service routines */
```

```
68
      SERVICE IRQ:
                       PUSH
                                \{R0-R7, LR\}
 69
                                                     // GIC CPU interface base address
                       LDR
                                R4, =0xFFFEC100
 70
                                R5, [R4, \#0x0C]
                                                     // read the ICCIAR in the CPU interface
                       LDR
 71
 72
      FPGA IRQ1 HANDLER:
 73
                       CMP
                                R5, #29
                                                     // check the interrupt ID
 74
                       BEO
                                PRIV INTERRUPT
                                R5, #73
 75
                       CMP
                                KEY INTERRUPT
 76
                       BEQ
 77
                       CMP
                                R5, #72
 78
                       BEO
                                CLK INTERRUPT
 79
 80
                                                     // if not recognized, stop here
      UNEXPECTED:
                       В
                               UNEXPECTED
                               PRIV TIMER ISR
 81
      PRIV INTERRUPT: BL
                               EXIT IRQ
 82
                       В
      KEY INTERRUPT:
                               KEY ISR
 83
                       BL
 84
                       В
                                EXIT IRQ
 85
      CLK INTERRUPT:
                       BL
                                TIMER ISR
 86
                       В
                                EXIT IRQ
 87
 88
      EXIT IRQ:
                       STR
                                R5, [R4, #0x10]
                                                     // write to the End of Interrupt Register
      (ICCEOIR)
 89
                       POP
                                \{R0-R7, LR\}
                                                     // return from exception
 90
                       SUBS
                                PC, LR, #4
 91
 92
      /* Check if private timer generated an interrupt and increments time */
      PRIV TIMER ISR: LDR
                               R0, =0 \times FFFEC600
 93
                                                     // base address of private timer
                                R1, #1
 94
                       MOV
                                R1, [R0, #0xC]
 95
                       STR
                                                     // clear the interrupt
 96
                       LDR
                                R1, TIME
                                                     // Increment TIME
 97
                                R1, #1
                       ADD
 98
                       LDR
                                R2, =6000
                                                     // Load a literal
 99
                       CMP
                                R1, R2
                                                     // Wrap around to 0 when TIME > 5999
                                SET HEX
100
                       BNE
101
                       MOV
                                R1, #0
102
103
      SET HEX:
                       PUSH
                                {LR}
104
                                R3, =BIT CODE
                       LDR
105
                       STR
                                R1, TIME
                                                     // Stores TIME
106
                       MOV
                                R0, R1
                                                     // Separate R1 into its digits
107
                       _{\mathrm{BL}}
                                DIVIDE
108
                       LDRB
                                R0, [R3, +R0]
                                                     // Get pattern for ones digit
109
                       MOV
                                R2, R0
110
111
                       MOV
                                R0, R1
                                                     // Get tens digit
112
                                DIVIDE
                       BL
113
                                R0, [R3, +R0]
                                                     // Get pattern for tens digit
                       LDRB
114
                                R0, #8
                       LSL
115
                       ORR
                                R2, R0
116
117
                       MOV
                                R0, R1
                                                     // Get hundredth digit
118
                                DIVIDE
                                                     // Remainder from divide is thousandth digit
                       BL
119
                                R0, [R3, +R0]
                                                     // Get pattern for hundreds digit
                       LDRB
120
                       LSL
                                RO, #16
121
                                R2, R0
                       ORR
122
                       LDRB
                                R1, [R3, +R1]
                                                     // Get pattern for thousandth digit
                                R1, #24
123
                       LSL
124
                       ORR
                                R2, R1
125
126
                       STR
                                R2, HEX CODE
                                                     // Set HEX CODE for 7 segments
127
128
      END PRIV TIMER ISR:
129
                       POP
                                                     // Return
                                {PC}
130
131
      /* Check if FPGA timer generated an interrupt and adds RUN to COUNT */
132
      TIMER ISR:
                       LDR
                               R0, =0 \times FF202000
                                                    // base address of FPGA timer
133
                       MOV
                                R2, #0
                                R2, [R0]
134
                                                     // clear the interrupt
                       STR
135
                                R0, RUN
                                                     // Load RUN toggle
                       LDR
```

```
// Load counter
136
                               R1, COUNT
                       LDR
137
                               R1, R0
                                                    // Increment counter by RUN
                       ADD
138
                                                     \//\ Store incremented counter
                       STR
                               R1, COUNT
139
                                                     // Return
      END TIMER ISR:
                       ВX
                               LR
140
141
      /* Check if a key has been pressed and toggles RUN */
142
                       LDR
                               R0, =0xFF200050 // base address of pushbutton KEY port
      KEY ISR:
143
                       LDR
                               R1, [R0, #0xC]
                                                    // read edge capture register
                               R2, #0xF
144
                       MOV
145
                       STR
                               R2, [R0, #0xC]
                                                    // clear the interrupt
146
147
      CHECK KEY0:
                       MOV
                               R3, #0b0001
                                                    // Check for KEY0
                               R3, R1
148
                       CMP
149
                       BNE
                               CHECK KEY1
                                                    // LOAD RUN toggle
150
                               R0, RUN
                       LDR
151
                       EOR
                               R0, #1
                                                    // Toggle RUN
152
                               RO, RUN
                                                     // Set RUN in memory
                       STR
153
                       В
                               END KEY ISR
154
155
                               R3, #0b0010
      CHECK KEY1:
                       MOV
                                                    // Check for KEY1
156
                       CMP
                               R3, R1
157
                       BNE
                               CHECK KEY2
158
                       LDR
                               R0, =0xFF202000
                                                    // Address of FPGA timer
                               R1, #0b1000
159
                       VOM
160
                               R1, [R0, #4]
                       STR
                                                    // Stop timer
                               R1, RATE
161
                       LDR
162
                       LSR
                               R1, #1
                                                    // Double the rate (HALF the timeout)
                               R1, #0xFF
163
                       CMP
                                                         // Limit maximum rate
164
                       BGT
                               SET TIMER
165
                               R1, #0xFF
                       MOV
166
                               SET TIMER
                       В
167
168
      CHECK KEY2:
                       MOV
                               R3, #0b0100
169
                       CMP
                               R3, R1
                                                     // Check for KEY2
                               END KEY_ISR
170
                       BNE
171
                               R0, =0xFF202000
                                                    // Address of FPGA timer
                       LDR
172
                               R1, #0b1000
                       VOM
173
                       STR
                               R1, [R0, #4]
                                                     // Stop timer
174
                       LDR
                               R1, RATE
175
                       LSL
                               R1, #1
                                                     // Half the rate (DOUBLE the timeout)
                               R1, #0
176
                       CMP
                                                     // Limit minimum rate
177
                       BNE
                               SET TIMER
178
                       MOV
                               R1, #0xA000000
179
180
      SET TIMER:
                       STR
                               R1, RATE
                                                    // Store the rate
181
                               R1, [R0, #8]
                                                    // Set lower bits of timer
                       STR
182
                               R1, #16
                       LSR
183
                               R1, [R0, #12]
                                                    // Set upper bits of timer
                       STR
184
                       MOV
                               R1, #0b0111
                                                    // Control register bits
185
                       STR
                               R1, [R0, #4]
                                                    // Start timer, set auto-reload and enable
                       interrupts
186
187
                                                     // Return
      END KEY ISR:
                       ВХ
                               LR
188
189
      /* Subroutine to perform the integer division R0 / 10.
190
       ^{\star} Returns quotient in R1 and remainder in R0
191
       * /
192
      DIVIDE:
                       PUSH
                                {R2,LR}
193
                       VOM
                               R2, #0
                               RO, #10
194
      CONT:
                       CMP
195
                       BLT
                               DIV_END
196
                       SUB
                               R0, #10
197
                       ADD
                               R2, #1
198
                               CONT
                       В
199
      DIV END:
                       VOM
                               R1, R2
                                                    // quotient in R1 (remainder in R0)
200
                       POP
                               {R2, PC}
201
202
      /* Global variables */
203
                       .global COUNT
```

```
204
    COUNT:
                   .word 0x0
                                              // used by timer
                    .global RUN
205
                                              // used by pushbutton KEYs
206 RUN:
                                              // initial value to increment COUNT
                    .word 0x1
                    .word 25000000
.word 0x0
207 RATE:
208
    TIME:
                                              // used for real-time clock
                    .global HEX CODE
209
210 HEX_CODE:
                    .word 0x0
                                              // used for 7-segment displays
                    .byte 0b00111111, 0b00000110, 0b01011011, 0b01001111, 0b01100110
211
    BIT CODE:
                    .byte 0b01101101, 0b01111101, 0b00000111, 0b01111111, 0b01100111
212
213
                                               // pad with 2 bytes to maintain word
                    .skip 2
                    alignment
214
215
                    .end
216
```