```
1
    //Sw[7:0] data in
 2
 3
     //KEY[0] synchronous reset when pressed
 4
     //KEY[1] go signal
 5
 6
    //LEDR displays result
 7
     //HEX0 & HEX1 also displays result
8
     `timescale 1ns / 1ns // `timescale time unit/time precision
9
10
    module polyFunction(SW, KEY, CLOCK 50, LEDR, HEX0, HEX1);
11
         input [9:0] SW;
12
         input [3:0] KEY;
13
         input CLOCK 50;
         output [9:0] LEDR;
14
15
         output [6:0] HEX0, HEX1;
16
17
         wire resetn;
18
         wire go;
19
20
         wire [7:0] data result;
21
         assign go = ~KEY[1];
22
         assign resetn = KEY[0];
23
24
         part2 u0(
25
            .clk(CLOCK 50),
26
             .resetn (resetn),
27
             .go(go),
28
             .data_in(SW[7:0]),
29
             .data_result(data_result)
30
         );
31
32
         assign LEDR[7:0] = data result;
33
34
         hex decoder H0(
35
             .hex_digit(data_result[3:0]),
36
             .segments (HEX0)
37
             );
38
39
         hex decoder H1(
40
             .hex digit(data result[7:4]),
41
             .segments(HEX1)
42
43
44
    endmodule
45
46
   module part2(
47
         input clk,
48
         input resetn,
49
         input go,
50
         input [7:0] data_in,
51
         output [7:0] data result
52
53
54
         // lots of wires to connect our datapath and control
55
         wire ld a, ld_b, ld_c, ld_x, ld_r;
56
         wire ld_alu_out;
57
         wire [1:0] alu_select_a, alu_select_b;
58
         wire alu op;
59
60
         control CO(
61
             .clk(clk),
62
             .resetn (resetn),
63
64
             .go(go),
65
66
             .ld alu out(ld alu out),
67
             .ld_x(ld_x),
68
             .ld a(ld a),
69
             .ld b(ld b),
```

```
70
               .ld c(ld c),
 71
               .ld r(ld r),
 72
 73
               .alu select a (alu select a),
 74
               .alu_select_b(alu_select b),
 75
               .alu_op(alu_op)
 76
          );
 77
 78
          datapath D0(
 79
               .clk(clk),
 80
               .resetn (resetn),
 81
 82
               .ld alu out (ld alu out),
 83
               .ld x(ld x),
               .ld a(ld a),
 84
 85
               .ld b(ld b),
 86
               .ld_c(ld_c),
 87
               .ld r(ld r),
 88
 89
               .alu select a (alu select a),
 90
               .alu select b(alu select b),
 91
               .alu_op(alu_op),
 92
 93
               .data in (data in),
 94
               .data result(data result)
 95
          );
 96
 97
      endmodule
 98
 99
100
      module control (
101
          input clk,
102
          input resetn,
103
          input go,
104
105
          output reg ld a, ld b, ld c, ld x, ld r,
          output reg ld_alu_out,
106
107
          output reg [1:0] alu select a, alu select b,
108
          output reg alu_op
109
          );
110
111
          reg [5:0] current state, next state;
112
113
          localparam S LOAD A
                                        = 5'd0,
                                        = 5'd1,
114
                       S LOAD A WAIT
                                        = 5'd2,
                       S LOAD_B
115
                                        = 5'd3,
116
                       S LOAD B WAIT
117
                                        = 5'd4,
                       S LOAD C
                                        = 5'd5,
118
                       S_LOAD_C_WAIT
119
                                        = 5'd6,
                       S LOAD X
                                        = 5'd7,
120
                       S LOAD X WAIT
                                        = 5'd8,
121
                       S CYCLE 0
122
                       S CYCLE 1
                                        = 5'd9,
123
                       S CYCLE 2
                                        = 5'd10,
124
                       S CYCLE 3
                                        = 5'd11,
125
                       S CYCLE 4
                                        = 5'd12;
126
127
          // Next state logic aka our state table
128
          always@(*)
129
          begin: state_table
130
                   case (current_state)
131
                       S LOAD A: next state = go ? S LOAD A WAIT : S LOAD A; // Loop in
                       current state until value is input
132
                       S LOAD A WAIT: next state = go ? S LOAD A WAIT : S LOAD B; // Loop in
                       current state until go signal goes low
                       S LOAD B: next state = go ? S LOAD B WAIT : S LOAD B; // Loop in
133
                       current state until value is input
                       S LOAD B WAIT: next state = go ? S LOAD B WAIT : S LOAD C; // Loop in
134
                       current state until go signal goes low
```

```
135
                      S LOAD C: next state = go ? S LOAD C WAIT : S LOAD C; // Loop in
                      current state until value is input
136
                      S LOAD C WAIT: next state = go ? S LOAD C WAIT : S LOAD X; // Loop in
                      current state until go signal goes low
137
                      S LOAD X: next state = go ? S LOAD X WAIT : S LOAD X; // Loop in
                      current state until value is input
                      S_LOAD_X_WAIT: next_state = go ? S_LOAD_X_WAIT : S_CYCLE 0; // Loop in
138
                      current state until go signal goes low
                      S CYCLE 0: next state = S CYCLE 1; // A=Ax
139
140
                            S CYCLE 1: next state = S CYCLE 2; // B=Bx
                      S CYCLE 2: next state = S CYCLE 3; // B=Bx
141
142
                            S CYCLE 3: next state = S CYCLE 4; // A=A+B
                      S CYCLE 4: next state = S LOAD A; // R=A+C, we will be done our two
143
                      operations, start over after
                              next state = S LOAD A;
144
                  default:
145
              endcase
146
          end // state table
147
148
149
          // Output logic aka all of our datapath control signals
150
          always @(*)
151
          begin: enable signals
152
              // By default make all our signals 0 to avoid latches.
153
              // This is a different style from using a default statement.
154
              // It makes the code easier to read. If you add other out
155
              // signals be sure to assign a default value for them here.
156
              ld alu out = 1'b0;
157
              ld_a = 1'b0;
158
              ld b = 1'b0;
159
              1d c = 1'b0;
160
              1d x = 1'b0;
161
              ld r = 1'b0;
162
              alu select a = 2'b0;
              alu select b = 2'b0;
163
164
                          = 1'b0;
              alu op
165
166
              case (current state)
167
                  S LOAD A: begin
168
                      ld_a = 1'b1;
169
                      end
170
                  S LOAD B: begin
171
                      1d b = 1'b1;
172
                      end
173
                  S LOAD C: begin
174
                      1d c = 1'b1;
175
                      end
176
                  S LOAD_X: begin
177
                      1d x = 1'b1;
178
179
                  S CYCLE 0: begin // Do A <- A * x
180
                      ld alu out = 1'b1; ld a = 1'b1; // store result back into A
                      alu_select_a = 2'b00; // Select register A
181
                      alu select b = 2'b11; // Select register x
182
183
                      alu op = 1'b1; // Do multiply operation
184
                  end
185
                  S_CYCLE_1: begin // Do B <- B * x
186
                      ld alu out = 1'b1; ld b = 1'b1; // store result back into B
                      alu_select_a = 2'b01; // Select register B
187
                      alu select b = 2'b11; // Select register x
188
189
                      alu op = 1'b1; // Do multiply operation
190
                  end
191
                  S CYCLE 2: begin // Do B <- B * x again (End result is B=B*x*x)
192
                      ld alu out = 1'b1; ld b = 1'b1; // store result back into B
193
                      alu select a = 2'b01; // Select register B
                      alu select b = 2'b11; // Select register x
194
195
                      alu op = 1'b1; // Do multiply operation
196
                  end
197
                  S CYCLE 3: begin // Do A <- A + B
                      ld alu out = 1'b1; ld a = 1'b1; // store result back into A
198
```

```
alu_select_a = 2'b00; // Select register A
199
200
                       alu select b = 2'b01; // Select register B
201
                       alu op = 1'b0; // Do addition operation
202
                  end
203
                  S CYCLE 4: begin // Do R <- A + C
204
                       ld r = 1'b1; // store result in result register
205
                       alu_select_a = 2'b00; // Select register A
                       alu select b = 2'b10; // Select register C
206
207
                       alu op = 1'b0; // Do Add operation
208
                  end
                             // don't need default since we already made sure all of our
209
              // default:
              outputs were assigned a value at the start of the always block
210
              endcase
          end // enable_signals
211
212
213
          // current state registers
214
          always@(posedge clk)
215
          begin: state FFs
216
              if(!resetn)
217
                  current state <= S LOAD A;
218
219
                  current state <= next state;</pre>
220
          end // state FFS
221
      endmodule
222
223
     module datapath (
224
          input clk,
225
          input resetn,
226
          input [7:0] data in,
227
          input ld alu out,
228
          input ld x, ld a, ld b, ld c,
229
          input ld r,
230
          input alu op,
          input [1:0] alu select a, alu select b,
231
232
          output reg [7:0] data result
233
          );
234
235
          // input registers
236
          reg [7:0] a, b, c, x;
237
238
          // output of the alu
239
          reg [7:0] alu out;
240
          // alu input muxes
241
          reg [7:0] alu a, alu b;
242
243
          // Registers a, b, c, x with respective input logic
244
          always@(posedge clk) begin
245
              if(!resetn) begin
246
                  a <= 8'b0;
247
                  b \le 8'b0;
248
                  c <= 8'b0;
249
                  x <= 8'b0;
250
              end
251
              else begin
252
                   if(ld a)
253
                       a <= ld_alu_out ? alu_out : data_in; // load alu_out if load_alu_out
                       signal is high, otherwise load from data in
254
255
                       b <= ld alu out ? alu out : data in; // load alu out if load alu out
                       signal is high, otherwise load from data_in
256
                   if(ld c)
257
                       c <= data in;
258
                       if(ld x)
259
                       x <= data in;
260
              end
261
          end
262
263
          // Output result register
264
          always@(posedge clk) begin
```

```
265
               if(!resetn) begin
266
                   data result <= 8'b0;
267
               end
268
               else
269
                   if(ld r)
270
                       data_result <= alu_out;</pre>
271
          end
272
273
          // The ALU input multiplexers
274
          always @(*)
275
          begin
276
               case (alu select a)
                   2'd0:
2.77
278
                       alu a = a;
279
                   2'd1:
280
                       alu a = b;
                   2'd2:
281
282
                       alu_a = c;
283
                   2'd3:
284
                       alu a = x;
285
                   default: alu_a = 8'b0;
286
               endcase
287
288
               case (alu_select_b)
289
                   2'd0:
290
                       alu b = a;
291
                   2'd1:
292
                       alu b = b;
293
                   2'd2:
294
                       alu b = c;
                   2'd3:
295
296
                       alu b = x;
297
                   default: alu b = 8'b0;
               endcase
298
299
          end
300
          // The ALU
301
302
          always @(*)
303
          begin : ALU
304
               // alu
305
               case (alu op)
306
                   0: begin
307
                           alu out = alu a + alu b; //performs addition
308
                      end
309
                   1: begin
310
                           alu_out = alu_a * alu_b; //performs multiplication
311
                      end
312
                   default: alu out = 8'b0;
313
               endcase
314
          end
315
316
      endmodule
317
318
319
      module hex decoder(hex digit, segments);
320
           input [3:0] hex digit;
321
          output reg [6:0] segments;
322
323
          always @(*)
324
               case (hex_digit)
325
                   4'h0: segments = 7'b100 0000;
                   4'h1: segments = 7'b111_1001;
326
327
                   4'h2: segments = 7'b010 0100;
328
                   4'h3: segments = 7'b011 0000;
329
                   4'h4: segments = 7'b001 1001;
330
                   4'h5: segments = 7'b001 0010;
331
                   4'h6: segments = 7'b000 0010;
332
                   4'h7: segments = 7'b111 1000;
333
                   4'h8: segments = 7'b000 0000;
```

```
334
                               4'h9: segments = 7'b001_1000;
335
                               4'hA: segments = 7'b000 1000;
                               4'hB: segments = 7'b000_1000;

4'hB: segments = 7'b000_0011;

4'hC: segments = 7'b100_0110;

4'hD: segments = 7'b010_0001;

4'hE: segments = 7'b000_0110;

4'hF: segments = 7'b000_1110;
336
337
338
339
340
341
                                default: segments = 7'h7f;
342
                         endcase
343
         endmodule
344
```