```
1
     `timescale 1ns / 1ns // `timescale time unit/time precision
 2
 3
     module ALUwithRegister (input [9:0] SW, input [3:0] KEY, output [6:0]
     HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, output [9:0] LEDR);
 4
         wire [3:0] A,B;
 5
         wire [2:0] sel;
 6
         wire clock, reset b;
 7
8
         // Input assignment
9
         assign A = SW[3:0]; // Input data
10
         assign reset b = SW[9]; // Reset switch
11
         // KEY inputs are inverted so should invert it here for proper behaviour
12
         assign clock = KEY[0]; // Clock input for register
13
         assign sel = KEY[3:1]; // ALU input selection
14
15
         wire [7:0] ALUout,q; // Output for always blocks
16
17
         ALU ALUO(.A(A),.B(B),.sel(sel),.ALUoutput(ALUout)); // Instantiate ALU
18
19
         flipflop register(.clock(clock),.reset b(reset b),.D(ALUout),.Q(q)); // Register
20
21
         // Assign lower 4 bits of q to B
         assign B = q[3:0];
22
23
24
         // Output
25
         assign LEDR[7:0] = q;
26
         displayHEX h0(.BIN(A),.HEX(HEX0));
27
         displayHEX h1(.BIN(4'b0000),.HEX(HEX1));
28
         displayHEX h2(.BIN(4'b0000),.HEX(HEX2));
29
         displayHEX h3(.BIN(4'b0000),.HEX(HEX3));
30
         displayHEX h4(.BIN(ALUout[3:0]),.HEX(HEX4));
31
         displayHEX h5(.BIN(ALUout[7:4]),.HEX(HEX5));
32
     endmodule
33
34
     // ALU
35
     module ALU(input[3:0] A,B, input[2:0] sel, output[7:0] ALUoutput);
36
         wire [4:0] adderOut;
37
38
         // FUll adder instatiation
39
         fullAdder4bit fa(.A(A),.B(B),.S(adderOut[3:0]),.Cin(0),.Cout(adderOut[4]));
40
41
         reg[7:0] ALUout;
42
         // ALU
43
         always @(*)
44
         begin
45
             case(sel) // KEY input is inverted so must invert back
46
                  3'b000: // A+B using fullAdder4bit
47
                      ALUout = \{3'b000, adderOut\};
48
                  3'b001: // A+B using Verilog "+" operator
49
                      ALUout = A+B;
50
                  3'b010: // A NAND B in lower 4 bits, A NOR B in upper 4
51
                      ALUout = \{ \sim (A|B), \sim (A\&B) \};
52
                  3'b011: // If there is at least one bit that is one output 8'b11000000
53
                      ALUout = (A|B > 0 ? 8'b11000000:8'b00000000);
                  3'b100: // If A has exactly 2 1's and B has exactly 3 1's output 8'bb00111111
54
55
                       \text{ALUout} = ((A[0]+A[1]+A[2]+A[3]==2) & (B[0]+B[1]+B[2]+B[3]==3) ? 
                      8'b00111111:8'b00000000);
56
                 3'b101: // B in most sig 4 bits and A complement in least sig 4 bits
57
                      ALUout = \{B, \sim A\};
58
                  3'b110: // A XNOR B in lower 4 bits, A XOR B in upper 4 bits
59
                      ALUout = \{A^B, \sim (A^B)\};
60
                  3'b111: // Hold current value of register i.e. do nothing
61
                      ALUout = ALUout;
62
                  default: ALUout = 8'b00000000; // Default just make 0
63
             endcase
64
         end
65
66
         assign ALUoutput = ALUout;
67
     endmodule
```

```
68
 69
       // Active-low, synchronus reset positive edge triggered flip flop
 70
       module flipflop(input clock,reset b, input[7:0] D, output[7:0] Q);
 71
            reg[7:0] q;
 72
 73
            // Triggered every time clock rises -> on button press
 74
            always @(posedge clock)
 75
            begin
 76
                 if(reset b==0) // Set to 0
 77
                     q <= 0;
 78
                 else // Pass output of ALU to q
 79
                     q <= D;
 80
            end
 81
 82
            assign Q = q;
 83
       endmodule
 84
 85
       // Full adder for 2 4-bit numbers
 86
       module fullAdder4bit(input [3:0] A,B, input Cin, output [3:0] S, output Cout);
 87
            wire C1,C2,C3; // Intermediary wires
 88
 89
            adder bit0(.a(A[0]),.b(B[0]),.s(S[0]),.cin(Cin),.cout(C1));
 90
            adder bit1(.a(A[1]),.b(B[1]),.s(S[1]),.cin(C1),.cout(C2));
 91
            adder bit2(.a(A[2]),.b(B[2]),.s(S[2]),.cin(C2),.cout(C3));
 92
            adder bit3(.a(A[3]),.b(B[3]),.s(S[3]),.cin(C3),.cout(Cout));
 93
       endmodule
 94
 95
       // Adder bit slice
 96
       // digit = a XOR b XOR cin, carry = a*b+a*cin+b*cin
 97
       module adder(input a,b,cin, output s,cout);
 98
            assign s = a ^ b ^ cin;
 99
            assign cout = (a&b) | (a&cin) | (b&cin);
100
       endmodule
101
102
       // Turns decimal to HEX (from lab 2)
103
       module displayHEX(input [3:0] BIN, output [6:0] HEX);
104
             wire x = BIN[3], y = BIN[2], z = BIN[1], w = BIN[0];
105
             //assign each segment with appropriate formula
106
             assign \text{HEX}[0] = \sim ((x|y|z|\sim w) \& (x|\sim y|z|w) \& (\sim x|y|\sim z|\sim w) \& (\sim x|\sim y|z|\sim w));
107
             assign HEX[1] =
             ~((x|~y|z|~w)&(x|~y|~z|w)&(~x|y|~z|~w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|w),;
108
             assign \text{HEX}[2] = \sim ((x|y|\sim z|w) & (\sim x|\sim y|z|w) & (\sim x|\sim y|\sim z|w) & (\sim x|\sim y|\sim z|\sim w));
109
             assign HEX[3] =
             \sim ((x|y|z|\sim w) & (x|\sim y|z|w) & (x|\sim y|\sim z|\sim w) & (\sim x|y|z|\sim w) & (\sim x|y|\sim z|w) & (\sim x|\sim y|\sim z|\sim w));
110
             assign HEX[4] =
             \sim ((x|y|z|\sim w) & (x|y|\sim z|\sim w) & (x|\sim y|z|w) & (x|\sim y|z|\sim w) & (x|\sim y|\sim z|\sim w) & (\sim x|y|z|\sim w));
111
             assign \text{HEX}[5] = \sim ((x|y|z|\sim w) \& (x|y|\sim z|w) \& (x|y|\sim z|\sim w) \& (x|\sim y|\sim z|\sim w) \& (\sim x|\sim y|z|\sim w));
112
             assign HEX[6] = \sim ((x|y|z|w)&(x|y|z|\sim w)&(x|\sim y|\sim z|\sim w)&(\sim x|\sim y|z|w));
113
       endmodule
114
```