

```

1 //SW[0] reset when 0
2 //SW[1] input signal
3
4 //KEY[0] clock signal
5
6 //LEDR[3:0] displays current state
7 //LEDR[9] displays output
8 `timescale 1ns / 1ns // `timescale time_unit/time_precision
9
10 module sequenceDetector(SW, KEY, LEDR);
11     input [9:0] SW;
12     input [3:0] KEY;
13     output [9:0] LEDR;
14
15     wire w, clock, resetn, out_light;
16
17     reg [3:0] y_Q, Y_D; // y_Q represents current state, Y_D represents next state
18
19     localparam A = 4'b0000, B = 4'b0001, C = 4'b0010, D = 4'b0011, E = 4'b0100, F =
20     4'b0101, G = 4'b0110;
21
22     assign w = SW[1];
23     assign clock = ~KEY[0];
24     assign resetn = SW[0];
25
26     //State table
27     //The state table should only contain the logic for state transitions
28     //Do not mix in any output logic. The output logic should be handled separately.
29     //This will make it easier to read, modify and debug the code.
30     always@(*)
31     begin: state_table
32         case (y_Q)
33             A: begin
34                 if (!w) Y_D = A;
35                 else Y_D = B;
36             end
37             B: begin
38                 if (!w) Y_D = A;
39                 else Y_D = C;
40             end
41             C: begin
42                 if (!w) Y_D = E;
43                 else Y_D = D;
44             end
45             D: begin
46                 if (!w) Y_D = E;
47                 else Y_D = F;
48             end
49             E: begin
50                 if (!w) Y_D = A;
51                 else Y_D = G;
52             end
53             F: begin
54                 if (!w) Y_D = E;
55                 else Y_D = F;
56             end
57             G: begin
58                 if (!w) Y_D = A;
59                 else Y_D = C;
60             end
61             default: Y_D = A;
62         endcase
63     end // state_table
64
65     // State Registers
66     always @(posedge clock)
67     begin: state_FF
68         if(resetn == 1'b0)
69             y_Q <= A; // Should set reset state to state A

```

```
69         else
70             y_Q <= Y_D;
71         end // state_FFS
72
73         // Output logic
74         // Set out_light to 1 to turn on LED when in relevant states
75         assign out_light = ((y_Q == F) | (y_Q == G));
76
77         assign LEDR[9] = out_light;
78         assign LEDR[3:0] = y_Q;
79     endmodule
80
81
```