

```

1  `timescale 1ns / 1ns
2
3  module memory(input[9:0] SW, input[3:0] KEY, output[6:0] HEX0,HEX2,HEX4,HEX5);
4      wire[3:0] DATA_IN,DATA_OUT;
5      wire[4:0] address;
6      wire writeEnable,clock;
7
8      // Input assignments
9      assign DATA_IN = SW[3:0];
10     assign address = SW[8:4];
11     assign writeEnable = SW[9];
12     assign clock = KEY[0];
13
14     // Memory module
15     ram32x4 ram0(
16         .clock(clock),.wren(writeEnable),
17         .address(address),
18         .data(DATA_IN),.q(DATA_OUT)
19     );
20
21     // Output
22     displayHEX h0(.BIN(DATA_OUT),.HEX(HEX0));
23     displayHEX h2(.BIN(DATA_IN),.HEX(HEX2));
24     displayHEX h4(.BIN(address[3:0]),.HEX(HEX4));
25     displayHEX h5(.BIN({3'b0,address[4]}),.HEX(HEX5));
26 endmodule
27
28
29 // Turns decimal to HEX
30 module displayHEX(input [3:0] BIN, output [6:0] HEX);
31     wire x = BIN[3], y = BIN[2], z = BIN[1], w = BIN[0];
32     //assign each segment with appropriate formula
33     assign HEX[0] = ~(x|y|z|~w)&(x|~y|z|w)&(~x|y|~z|~w)&(~x|~y|z|~w));
34     assign HEX[1] =
35         ~(x|~y|z|~w)&(x|~y|~z|w)&(~x|y|~z|~w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|~w));
36     assign HEX[2] = ~(x|y|~z|w)&(~x|~y|z|w)&(~x|~y|~z|w)&(~x|~y|~z|~w));
37     assign HEX[3] =
38         ~(x|y|z|~w)&(x|~y|z|w)&(x|~y|~z|~w)&(~x|y|z|~w)&(~x|y|~z|w)&(~x|~y|~z|~w));
39     assign HEX[4] =
40         ~(x|y|z|~w)&(x|y|~z|~w)&(x|~y|z|w)&(x|~y|z|~w)&(x|~y|~z|~w)&(~x|y|z|~w));
41     assign HEX[5] = ~(x|y|z|~w)&(x|y|~z|w)&(x|y|~z|~w)&(x|~y|~z|~w)&(~x|~y|z|~w));
42     assign HEX[6] = ~(x|y|z|w)&(x|y|z|~w)&(x|~y|~z|~w)&(~x|~y|z|w));
43 endmodule

```