






Entidad y Diagrama de Flujo para la implementación del Código VHDL del circuito correspondiente a la instrucción “compadd00”








```
outBuf12ca <= (others => 'Z');  
outFlagca <= 'Z';  
aux := '0';
```



```
outFlagca <= '0'
```



```
snibb00 <= inBuf12ca(3 downto 0)
```

```
snibb00 <= inBuf12ca(3 downto 0) + 3;
```

