HIGH PERFORMANCE COMPUTING for SCIENCE & ENGINEERING (HPCSE) I

HS 2021

EXERCISE 01: AMDAHL'S LAW, ROOFLINE MODEL, CACHE

Ermioni Papadopoulou

Computational Science and Engineering Lab ETH Zürich

Outline

- I. Amdahl's Law Question 1
- II. Parallel scaling Question 2
- III. Roofline model Question 3 (Cache & Questions 4, 5 next week)
- IV. Debugging tutorial

I. Amdahl's law

T: total execution time of program

p: parallel percentage/ fraction of program

n: number of processors to run parallel fraction

1 processor
$$T = (1-p)T + pT$$

n processors
$$T(n) = (1-p)T + \frac{pT}{n}$$

Speed-up
$$S(n) = \frac{T}{T(n)} = \frac{(1-p)T + pT}{(1-p)T + \frac{p}{n}T} = \frac{1}{1-p + \frac{p}{n}}$$

- How does Eq.★ change? extra terms?
- Maximum speed up with n* cores. Remember $\operatorname{argmax}_{n} f(n) \to \frac{\partial f}{\partial n} = 0$



Question 1: Amdahl's law (30 points) /

- a) Suppose you have a program where 99.99% of the runtime is parallelizable. You want to run this program on a super computer that has up to 2'000'000 cores. What is the maximum speed up you can achieve if you had no limitations of processors n? What speed up can you achieve with 20, 200, 2000, 2000, 200000 and 200000 cores?
- b) Not all parts of a program benefit from increasing the number of cores n used. Assume you have a communication operation that scales proportionally with the number of cores as 0.01n. The serial fraction is 0.01.


What is the maximum speed up you can achieve? If you reduce the communication to 0.001n what is the new maximum speedup?

Consider 3 cases:


- 1. Perfect load balance
- Load imbalance of 1.5 and 3x for 1 core
- c) Upon inspection of a code, you see that 1000 of the code's operations are parallelizable and 10 are not. Suppose the time to compute one operation (both serial and parallel) is t_1 .
 - Compute the time T(n) to execute the code with n cores.
 - Using this time T(n), compute the specd-up S(n) for n=10. Verify your answer using Amdahl's law.
 - ullet The speed up you get is true only in the case of perfect load balancing. For n=10, re-compute the speed-up assuming one core is assigned 1.5 and 3 times more of the parallel operations.

II. Parallel scaling

- a. Strong scaling : Speed-up on n processors : S(p) = T(1)/T(p)
 - Perfect strong scaling: linear S(p) vs. p



- b. Weak scaling: Efficiency on n processors E(p) = T(1)/T(p) (speed-up with proportional increase of problem size)
 - Perfect weak scaling: constant line E(p)=1




Question 2: OPTIONAL - Parallel Scaling (20 points)

A program simulates N particles all particles interact with each other and, thus, the number of interactions is proportional to N^2 . The runtimes of the program in seconds on P processor cores are in the table:

$P \setminus N$	500	1000	1500	2000
1	6.00	30.00	72.00	120.00
4	1.50	7.50	18.00	30.00
9	0.75	3.50	9.00	20.00
16	0.50	2.15	6.00	12.00
24	0.40	1.50	4.50	10.00

- 1. Strong scaling plot
- 2. Weak scaling plot

What is the problem size?



$$PP = \left[\frac{\text{cycles}}{s}\right] \times \left[\frac{\text{FLOPs}}{\text{cycle}}\right] \times \left[\text{\# cores}\right]$$

Example 1: Euler Intel Xeon Gold 6150 frequency = 2.7 GHz

Intel AVX-512: 512 bit —> 16x single precision (32 bit) or 8x double precision (64 bit) registers 2x16 single FLOP/cycle or 2x8 double FLOP/cycle x 2 FMA units

$$-> 2 \times 2 \times 16 = 64$$
 $\left[\frac{\text{FLOPs}}{\text{cycle}}\right]$

1 node = 18 cores

$$PP_1 = 2.7 \left[\frac{\text{cycles}}{s} \right] \times 64 \left[\frac{\text{FLOP}}{\text{cycle}} \right] \times 18 \left[\frac{\text{# cores}}{\text{cycle}} \right]$$

$$= 3110 \left[\frac{\text{GFLOP}}{s} \right]$$

$$= 172.8 \left[\frac{\text{GFLOP}}{s} \right] / \text{core}$$
INFO FOR

Example 2: Intel Core i7-7660U (my Mac) frequency = 2.5 GHz

Intel AVX2: 256 bit —> 8x single precision (32 bit) or 4x double precision (64 bit) registers 2x8 single FLOP/cycle or 2x4 double FLOP/ cycle x 2 FMA units

$$-> 2 \times 2 \times 8 = 32$$

$$\left[\frac{\text{FLOPs}}{\text{cycle}}\right]$$

2 cores

$$PP_1 = 2.5 \left[\frac{\text{cycles}}{s} \right] \times 32 \left[\frac{\text{FLOP}}{\text{cycle}} \right] \times 2 \left[\frac{\text{\# cores}}{\text{cycle}} \right]$$

$$= 160 \left[\frac{\text{GFLOP}}{s} \right] = 80 \left[\frac{\text{GFLOP}}{s} \right] / \text{core}$$

INFO FOR FLOPs/ ARCHITECTURE https://en.wikichip.org/wiki/flops

$$-PB = \frac{\left[\frac{\text{cycles}}{s}\right] \times [\text{# channels}] \times [\text{channel size [bits]}]}{\left[\text{bits/Byte}\right]}$$

Example 1: Euler Intel Xeon Gold 6150 https://en.wikichip.org/wiki/intel/xeon gold/6150

memory frequency = 2.67 GHz

max 6 memory channels

channel size = 64 bits

$$PB_1 = \frac{2.67 \, [\text{GHz}] \times 6 \times 64 \, [\text{bits}]}{8 \, [\text{bits/B}]}$$

$$= 128.2 \left[\frac{\mathsf{GB}}{s} \right]$$

Example 2: Intel Core i7-7660U (my Mac)

memory frequency = 2.13 GHz

max 2 memory channels

channel size = 64 bits

$$PB_1 = \frac{2.13 \, [\text{GHz}] \times 2 \times 64 \, [\text{bits}]}{8 \, [\text{bits/B}]}$$


$$= 34.1 \left[\frac{\mathsf{GB}}{s} \right]$$

Example 1: Euler Intel Xeon Gold 6150

$$PP_1 = 172.8 \left[\frac{\text{GFLOP}}{s} \right] / \text{core} \quad PB_1 = 128.2 \left[\frac{\text{GB}}{s} \right]$$

Example 2: Intel i7-7660U

$$PP_2 = 80 \left[\frac{\text{GFLOP}}{s} \right] / \text{core}$$
 $PB_2 = 34.1 \left[\frac{\text{GB}}{s} \right]$
 $\rightarrow OI_2^* = \frac{160}{34.1} = 4.7 \frac{\text{FLOP}}{\text{B}}$



- If my kernel has OI=2 $\frac{FLOP}{B}$, which computer should I use?
- If my kernel has OI=10 $\frac{FLOP}{B}$, which computer should I use?

How to compute Operational Intensity from a given Kernel?

$$OI = \frac{W}{Q}$$
 [Flop/byte]

W = amount of work / i.e floating point operations required

Q = memory transfer / i.e access from DRAM to lowest level cache

Example 1

```
float=4 byte, double=8 byte
float in[N], out[N];
for (int i=1; i<N-1; i++)
      out[i] = in[i-1]-2*in[i]+in[i+1]
```

A. Amount of flops W

```
For every i: out[I] = in[i-1]-2*in[i]+in[i+1]
                                                3 flop
Loop over: for (int i=1; i<N-1; I++)-> (N-2) repetitions
                                         Total = 3(N-2) FLOP
```

B. Memory acceses Q

Depends on cache size!

$$out[I] = in[i-1]-2*in[i]+in[i+1]$$

No cache (we read directly from slow memory) every data accessed is counted

4(N-2)

For every i

Total [bytes] OI [flop/B] 4(N-2)x4

- 2. Perfect cache (infinite size cache) data is read & written ONLY ONCE

2(N-2)

Total Q

- 2(N-2)x4

How To compute Operational Intensity?

```
OI = \frac{W}{\Omega} [Flop/byte]
```

```
Example 2 Matrix multiplication (Naive)
```

```
double A[N,N], B[N,N], C[N,N];
             for (int j=0; j<N; j++)
                  for (int i=0; i<N; i++)
                      for (int k=0; k<N; k++)
                          C[i,j] = C[i,j] + A[i,k]*B[k,j]
                                                                      = N MUL + (N-1) ADD
A. Amount of flops W? For every i, j: C[i,j] = C[i,j] + A[i,k]*B[k,j] 2N-1 flop
                           Loop over N*N \rightarrow Total = (2N - 1)N^2FLOPs \approx 2N^3 FLOPs
```

For every i,j: C[i,j] = C[i,j] + A[i,k]*B[k,j]B. Memory acceses Q?

Total [bytes] OI [flop/B] Total QFor every i, j $\frac{2N^3}{32N^2} = \mathcal{O}(N)$ 4 (3 read+ 1 write) $\frac{4N^2}{4N^2}$ $4N^2x8$ Perfect cache Lower bound for *Q*! (small N - fits in cache)

For every C[i,j] element:

- read a row of A (N) = 2N read More realistic cache -- read a column of B (N) - read & write 1 element C $(2N+2)N^2$ = 2N + 2

 $(2N+2)N^2x8$

Question 3: Roofline Model (30 points)

Given the following code:

```
float A[N], B[N], C[N];
const int P = 2;
for (int i = 0; i < N; ++i) {
   int j = 0;
   while (j < P) {
        A[i] = B[i] * A[i] + 0.5;
        ++j;
   }
   C[i] = 0.9 * A[i] + C[i];
}</pre>
```

- a) What is the floating point operational intensity of the code? State all the assumptions you made and show your calculations.
- b) For a peak performance of 409.7 GFLOP/s (single precision) and a memory bandwidth of 34 GB/s, find all positive P for which the code is memory bound. Assume an infinite cache and state further assumptions you made. Show your calculations.
- c) Draw below the roofline corresponding to (b) and label the axes.

Ol with assumptions as we showed before

What is memory bound?