



Stackup/Controlled Impedance:
SD Signals: 50
Outer layer: 0.29mm width
Inner layer: 0.23mm width
USB: 90 Diff Pair
Outer layer: 0.19mm width, 0.11mm spacing
Inner layer: 0.13mm width, 0.11mm spacing
MCU -> PHY - 50 Single-Ended
Outer layer: 0.29mm width, 0.127mm spacing
Inner layer: 0.24mm width, 0.127mm spacing
JLCPCB Stackup: JLC7628

