

计算机科学基础 C




Verilog 设计核巧与实践




Verilog 设计核巧与实践

- * 阻塞赋值与非阻塞赋值
- * 同步设计及异域信号的处理
- * 再谈有限状态机
- * 块思维
- * 代码规范



阻塞赋值与非阻塞赋值




阻塞赋值与非阻塞赋值

*什么叫阻塞赋值?


- ②见到阻塞赋值立刻赋值,赋值完成后,才可 执行下一条语句。
- ☞ 用"="表示


*什么叫非阻塞赋值?

- 等待过程块中所有非阻塞赋值统一节拍,在 过程块最后时刻赋值。
- ☞用 "<="表示




的何区分






耐库电路

基于触发器的 数字延迟链




使用阻塞赋值和非阻塞赋值实现, 电路综合结果?

```
module nonblocking(in, clk, out);
                                     module blocking(in, clk, out);
  input in, clk;
                                       input in, clk;
                                       output out;
  output out;
  reg q1, q2, out;
                                       reg ql, q2, out;
  always @ (posedge clk)
                                       always @ (posedge clk)
  begin
                                       begin
    q1 <- in;
                                         q1 - in;
    q2 = q1;
    out \leq q2;
                                         out = q2;
  end
                                       end
endmodule
                                     endmodule
```




```
always @ (posedge clk)
begin
  q1 <= in;
  q2 <= q1;
  out <= q2;
end</pre>
```

在每个时钟上升沿q1,q2,out 分别接收到前一级in,q1,q2的值



村序电路

阻塞赋值在时序链上没能起到延时传输的目的,所以说在时序电路中,永远使用非阻塞赋值 <=




组合电路

Blocking Behavior		a b c x y	always @ (a or b or c)				
	(Given) Initial Condition a changes; always block triggered $x = a & b;$ $y = x \mid c;$	11011 01011 01001 01000	begin x = a y = x end	& b;	* D * ,		
Numblocking Behavior		аьсху	Deferred		4		
	(Given) Initial Condition a changes; always block triggered	11011 01011		alwa begi	ys @ (a or b or c) n		
	x <= a & b;	01011	A<=0	1000	<= a & b;		
	у <- х с;	01011	x<=0, y<=1	end	<= x c;		


非阻塞赋值在组合电路中不可实时影响电路输出值,所以在组合电路中,永远使用阻塞赋值 =

Assignment completion 0 1 0 0 1




阻塞赋值与非阻塞赋值

- * 时序电路一律使用非阻塞赋值 <=
- * 组合电路一律使用阻塞 =




实例: LED灯开关




如何实现?

同步设计及异域信号处理




同步设计



所有电路 = 组合电路模块 +时序电路结点

- 我们要求整个电路共用一个时钟;
- •要求时钟应该直接接入时钟输入端;
- •对于组合电路模块,只关心触发沿到来前
- 一时刻,组合电路的输出值;
- •时钟周期应大于每个组合电路块的延时;





```
module onoff(button, light);
  input button;
  output light;
  reg light;
  always @ (posedge button)
  begin
                                           ➤ LIGHT
    light <= ~light;</pre>
  end
endmodule
                                        LIGHT
       BUTTON
           CLK
```


同步电路


module onoff(clk,button,light);

input clk,button;
output light;
reg light;
always @ (posedge
begin


if (button) ligh

- 1、如何保证Button单脉冲?
- 2、如何保证单脉冲Button在 触发沿上稳定,在触发的沿 激励下同步跳变?






异域信号进入的三种情况




如何保证这个异域 信号满足建立时间 和保持时间?


异域信号进入同步电路



第一个clk沿没抓到信号变化,第二个clk沿抓到信号变化。




第一个clk沿就抓到信 号变化了。




抓到信号变化后,输出 不稳定,即亚稳态。


哪个会对电路产生影像?




异域信号的处理

在一个电路中,同时发生以上两种情况,则电路将出现错误! 异域信号进门时,先用同步时钟打一拍,则可防止I、II的发生。





针对第三种情况,亚稳态信号如何处理?




的何消除亚稳态


要想消除电路的亚稳态,是不可能的。

使用高增益的器件,可以很快恢复信号的稳定输出。

解决方法: 用时间成本逐级减小压稳态产生概率。




入口处加几级同步触发器合适?







异步信号入门,用同步时钟打两拍。




pulse_reg[0] <= i_pulse;</pre>


pulse_reg[1] <= pulse_reg[0];</pre>






什么是有限状态机?






两种有限状态机:

Moore FSM:



Mealy FSM:






点灯问题







Level To Pulse Converter:

当按键按下,产生一个周期高脉冲。


应用:


A、按键开关

B、counter的使能信号


• • • • •









电路设计:



电路实现::









	Cur t St		In	Next State		Out
	S,	So	L	S,+	S_{o}^{+}	P
	0	0	0	0	0	0
	0	0	1	0	1	0
٠	0	1	0	0	0	1
	0	1	1	1	1	1
	1	1	U	0	U	U
	1	1	1	1	1	0

for P:











电路实现:



用moore状态机实现level to pulse电路:





代码实现:

```
L=0

Low input,
Waiting for riso
P = 0

L=0

L=1


L=1

High input,
Waiting for fall
P = 0

L=0


L=0
```


```
always @(cs, pulse_reg[1])
    begin: state table
        case (cs)
                    if (pulse reg[1]) begin
            SO:
                             ns = S1;
                             o pulse = 1'b1 end
                        else begin
                             ns = S0;
                             o pulse = 1'b0; end
            S1:
                     if (pulse reg[1]) begin
                             ns = S2;
                             o pulse = 1'b0 end
                         else begin
                             ns = S0:
                             o pulse = 1'b0;
                     iif (pulse reg[1]) begin
            S2:
                             ns = S2;
                             o pulse = 1'b0 end
                         else begin
                             ns = S0;
                             o pulse = 1'b0; end
            default:
                        ns = 2 \cdot bxx:
        endcase
    end // state table
endmodule
```




电路实现:


当前状态的输出由当前状态和输入共同决定的状态机成为mealy状态机








Pres. State	In	Next State	Out
S	L	S ⁺	Р
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	0








代码实现:

```
module pulse FSM (Clock, Resetn, i pulse, o pulse);
    input Clock, Resetn, i pulse;
    output reg o pulse;
    reg cs, ns; // present and next state variable
    reg [1:0] pulse reg;
    parameter SO = 0, S1 = 1;
    always @(posedge Clock)
    begin
        pulse reg[1] <= pulse reg[0];</pre>
        pulse reg[0] <= i pulse;</pre>
        if (Resetn == 1'b0) // synchronous clear
            cs <= S0;
        else
             cs <= ns;
    end
```

```
0 | P=0 | P=0 | L=1 | P=0 | P=0 | L=1 | P=
```


```
always @(cs, pulse reg[1])
    begin: state table
        case (cs)
            so:
                    if (pulse reg[1]) begin
                             ns = S1;
                             o pulse = 1'b1 end
                         else begin
                             ns = S0;
                             o pulse = 1'b0; end/
                     if (pulse reg[1]) begin
            S1:
                            ns = S1;
                             o pulse = 1'b0 end
                         else begin
                             ns = S0;
                             o pulse = 1'b0;
            default:
                         ns = 2 \cdot bxx;
        endcase
    end // state table
endmodule
```




*Moore Vs Mealy


- ☞ Moore: outputs = f (只当前状态)
- ☞ Mealy: outputs = f(当前状态,当前输入)
- **☞ Mealy**状态机的输出比Moore快一个周期
- 写Mealy状态机比Moore设计复杂,但可用较少的状态 实现同样的功能。

Moore: delayed assertion of P



Mealy: immediate assertion of P





小结

*阻塞赋值与非阻塞赋值


- 写Always块中阻塞赋值用于组合逻辑;
- ☞Always块中非阻塞赋值用于时序逻辑;

*同步设计及异域时钟的处理


- ☞电路使用同步时钟
- **写异域时钟进入先打两拍**

*有限状态机

罗多用其输出作为电路的控制信号




块 思 雅



计算最大公约数

```
int GCD( int inA, int inB)
    int done = 0;
    int A = inA;
    int B = inB;
    while ( !done )
    { if ( A < B )
      \{ swap = A; 
       A = B;
        B = swap;
       else if ( B != 0 )
        A = A - B;
       else
       done = 1;
    return A;
```

GCD in C




计算最大公约数


```
module gcdGCDUnit behav#( parameter W = 16 )
( input [W-1:0] inA, inB,
  output [W-1:0] out );
  reg [W-1:0] A, B, out, swap;
  integer done;
  always @(*)
                                用行为级verilog描述GCD
  begin
    done = 0; A = inA; B = inB;
    while (!done)
   begin
      if ( A < B )
       swap = A;
       A = B; B = swap;
      else if ( B != 0 )
       A = A - B;
      else
       done = 1;
    end
    out = A; end endmodule
```



电路设计第一步

0、画出方框图外接口:







```
module\ gcdGCDUnit\ behav\#(\ parameter\ W\ =\ 16\ )
  input [W-1:0] inA, inB,
  output [W-1:0] out );
                                         What does the RTL
  reg [W-1:0] A, B, out, swap;
                                        implementation need?
  integer done;
  always @(*)
  begin
    done = 0; A = inA; B = inB; <
    while (!done)
    begin
                              Less-Than Comparator
      if ( A < B )
        swap = A;
        A = B; B = swap;
      else if ( B != 📆 ) 🗸
                                  Equal Comparator
               - B;
        A = A
                                Subtractor
      else
        done = 1;
    end
    out = A; end endmodule
```

明晰功能, 画出方框图向电路

1、画出方框图内功能电路:





确定使用哪个模块,布局布线



明晰功能, 画出方框图向电路


2、画出方框图内控制电路:






功能电路的实现


```
module gcdGCDUnitDpath sstr#( parameter W = 16 )
( input
             clk,
  // Data signals
  input [W-1:0] operand A,
                                                  B = 0 A < B
  input [W-1:0] operand B,
  output [W-1:0] result data,
                                                 zero?
  // Control signals (ctrl->dpath)
                                                           sub
  input
                  A en,
  input
                  B en,
  input [1:0] A sel,
  input
                 B sel,
  // Control signals (dpath->ctrl)
  output
                 B zero,
  output
                 A 1t B
);
```



功能电路的实现


```
wire [W-1:0] B;
wire [W-1:0] sub out;
wire [W-1:0] A out;
vcMux3#(W) A mux
( .in0 (operand A),
  .in1 (B),
  .in2 (sub_out),
  .sel (A sel),
  .out (A out) );
wire [W-1:0] A;
vcEDFF pf#(W) A pf
( .clk (clk),
  .en_p (A_en),
  .d p (A out),
  .q_np (A) );
```







功能电路的实现

```
wire [W-1:0] B; wire [W-1:0] B out;
wire [W-1:0] sub out;
                                         需要存储的重要数据,实例化FF,
wire [W-1:0] A out; vcMux2#(W) B mux
                                        使数据在enable信号到来时
                      ( .in0 (operand_B),
                                        更新FF输出
vcMux3#(W) A mux
                       .in1 (A),
( .in0 (operand A),
                       sel (B sel),
                       .out (B out)
  .in1 (B),
  .in2 (sub out),
  .sel (A sel),
                     vcEDFF pf#(W) B pf
  .out (A out)
                      ( .clk (clk),
                      .en p (B en),
                                       使用持续赋值语句,描述实时变
                      .d p (B_out), 化的组合电路
wire [W-1:0] A; 🖖
                      .q np (B)
vcEDFF pf#(W) A pf
( .clk (clk),
                     assign B zero = (B==0);
  .en p (A en),
  .dp (A out),
                     assign A lt B = (A < B);
  .q np (A) );
                     assign sub out = A - B;
                     assign result data = A;
```




控制电路的实现





GCD的控制单元

```
localparam WAIT = 2'd0;
localparam CALC = 2'd1;
                               用Localparam
localparam DONE = 2'd2;
                               定义了三个状态
reg [1:0] state next;
wire [1:0] state;
vcRDFF_pf#(2,WAIT)
state pf
( .clk (clk),
  .reset_p (reset),
  .d p (state next),
                             存储当前状态的FF实现
  .q_np (state) );
```



GCD的控制单元


```
reg [6:0] cs;
always @(*)
begin
 //Default control signals
 A sel = A SEL X;
 A en = 1'b0;
 B sel = B SEL X;
 B en = 1'b0;
 Idle = 1'b0:
  result rdy = 1'b0;
  case ( state )
   WAIT:
   CALC :
   DONE :
  endcase
end
```

```
WAIT: begin
        A_sel = A_SEL_IN;
       A en = 1'b1;
       B_sel = B_SEL_IN;
       B en = 1'b1;
       Idle = 1'b1;
      end
CALC: if ( A lt B )
       A sel = A SEL_B;
       A en = 1'b1;
       B sel = B SEL A;
       B en = 1'b1;
      else if ( !B zero )
       A \text{ sel} = A \text{ SEL SUB};
        A en = 1'b1;
      end
DONE: result rdy = 1'b1;
```


GCD的控制单元


```
always @(*)
begin
                                        reset
  // Default is to stay in the same state
                                                 WAIT
  state next = state;
  case ( state )
                                                      input_availble
    WAIT:
      if ( input available )
                                                 CALC
        state next = CALC;
    CALC :
      if ( B zero )
                                                         (B = 0)
        state next = DONE;
    DONE :
                                                 DONE
      if ( result taken )
                                     result_taken
        state next = WAIT;
  endcase
end
```

状态跳变





GCD模块的测试






GCD模块的测试









[NC-1-R]

A file must contain only one module


Simplifies source code management

[NC-2-R]

File name has to be identical to module name

<module_name>.v
../counter.v

```
module counter (
   clk,
   a_reset_1,
   inc_h,
   count
);
...
```



[NC-3-R]

Only [A-Z,a-z,0-9,_] are allowed for identifier names

[NC-4-R]


Use lower case for port, signal, module and instance names

Verilog is case sensitiv!

```
module counter(
   clk,
   ...
  );

input clk;
  output [3:0] count;

reg [3:0] count;
  ...
```





[NC-5-R]

Use upper case for parameters

```
parameter DATA_WIDTH = 32;
parameter ADDR_WIDTH = 8;
```

[NC-6-G]


Instance name should include module name

Single module instantiation

```
counter counter_i( ... );
```

Multiple module instantiations

```
counter counter_10( ... );
counter counter_11( ... );
counter counter_12( ... );
```



[NC-7-R]


Use named association port map

```
counter_i(
clk,
a_reset_1,
inc_h,
count
);
```

```
counter counter_i(
    .clk(clk),
    .a_reset_l(a_reset_l),
    .inc_h(inc_h),
    .count(count)
);
```

[NC-8-G]

Use consistent signal names






[NC-9-G] Use sufficies to differentiate active low/high signals

_1 for active low and _h for active high

[NC-10-R] Define only one port per line and use comments

[NC-11-G] Port order has to be all inputs, inouts, outputs





[NC-12-G]


Use consistent ordering of bus bits

Recommended order: MSB to LSB

```
wire [63:0] bus;
reg [15:0] data;
reg [7:0] addr;
```

[NC-13-R]

Explicitly define bit width for static signal assignments




[NC-14-R]

Avoid operand size mismatch

Automatic type cast by zero-extention! Do you really want this?

```
wire [63:0] bus;
reg [15:0] data;
reg [7:0] addr;
assign bus = data & addr;
```

```
wire [63:0] bus;
reg [15:0] data;
reg [7:0] addr;
assign bus = {48'b0, data} & {48'b0, 8'b1, addr};
```




[SIM-1-R]


Use non-blocking assignments for sequential always blocks


Verilog race conditions! Order of block execution not defined


```
always @(posedge clk)
begin
  data0 <= data_in;
end

always @(posedge clk)
begin
  data_out <= data0;
end</pre>
```










[SIM-2-R]

Use blocking assignments for combinational always blocks

 Using of non-blocking assignments for description of combinational logic requires more simulator memory and an extended sensitivity list could be necessary


```
always @(a or b or c)
begin
d = a & b;
e = d | c;
end
```



[SIM-3-R]

Don't mix blocking/non-blocking assignments in one always block

- Don't write compact verilog code at the expense of readability
- Clear separation of combinational and sequential logic avoids verilog race conditions and simulation-synthesis mismatch





[SIM-4-R] Don't make assignments to a signal from different always blocks

 Order of block execution is not defined, potential Verilog race condition/simulation-synthesis mismatch

```
always @(a or b)

begin

e = a | b;


end

always @(c or d)

begin

e = c & d;

end
```





[SIM-5-R] Sensitivity list of combinational always block has to be complete


Incomplete sensitivity list could lead to simulation-synthesis mismatch

[SIM-6-R]

Avoid unnecessary signals in sensitivity list

Additional signals could result in a reduced simulation performance

```
always @(a or b or x)
begin
c = a | b;
end
```





[SIM-7-R]

Flip-Flops have to have either a set or a reset


To transfer the design to a defined state for simulation


Asynchronous reset/set


```
always @(posedge clk or negedge a_reset_l)
begin
  if (a_reset_l == 1'b0) begin
    a <= 1'b0;
    b <= 1'b1;
end
else begin
...
end
end</pre>
```

```
Synchronous reset/set
```

```
always @(posedge clk)
begin
  if (syn_reset_l == 1'b0) begin
    a <= 1'b0;
    b <= 1'b1;
end
else begin
...
end
end</pre>
```










[SYN-1-R]

Incomplete case statements have to have default case

No unexpected latches are inferred

```
always @(condition)
begin
case (condition)
2'b00 : ...
2'b01 : ...
2'b10 : ...
default : ...
end case
end
```







[SYN-2-R]

Combinational feedback loops are forbidden

 Combinational feedback loop will cause problems during timing analysis










[SYN-3-G]

All module outputs should be registered

Simplifies synthesis constraints (set_input_delay, set_output_delay)










[DFT-1-R]

Avoid internally generated set/reset signals


Full set/reset control is required for scan operation




[DFT-2-R]

Avoid internally generated clocks

Full clock control is required for scan operation



知识点小结



知识点小结

- * 阻塞赋值与非阻塞赋值
- * 同步设计及异域时钟的处理
- * 再谈有限状态机
- * 块思维
- * 代码规范

