

# 计算机科学基础 C



# 简单 CPU 设计





# 设计简单CPU

CPU位宽: 16位


### 指令格式声明:

III XXX YYY,

III 表示指令, XXX 表示Rx寄存器, YYY 表示Ry寄存器, Miv指令后跟随输入数据是16位立即数D。

### 指令编码表:

000: mv Rx,Ry // Rx <- [Ry]
001: mvi Rx,#D // Rx <- D
010: add Rx, Ry // Rx <- [Rx] + [Ry]
011: sub Rx, Ry // Rx <- [Rx] - [Ry]



## 怎么做?

块思维思想:运筹帷幄,布局规划,驾驭你的模块!

### 块思维方法:


- 1、分析CUP外有哪些port?
- 2、思考CPU内有哪些block?


#### port:

DIN, BusWires, Resetn, Clock, Run, Done

#### block:


alu(addsub), controler, regn, mux, upcount, dec3to8






# 控制时序

	/ 中路准备 対前瞬间更新一	一 用组合电路准备 clk触发前瞬间更新 —	一 用组合电路准备 clk触发前瞬间更新一	→ 用组合电路准备 clk触发前瞬间更新 →
时间 指令	T0 →	T1 →	T2 →	тз →
(mv):I <sub>0</sub>	IR <sub>in</sub>	RYout, RXin, Done	_	_
(mvi):I <sub>1</sub>	IR <sub>in</sub>	DIN <sub>out</sub> , RX <sub>in</sub> , Done	_	_
(add):I2	IR <sub>in</sub>	RX <sub>out</sub> , A <sub>in</sub>	RYout, Gin	Gout, RXin, Done
(sub):I <sub>3</sub>	IR <sub>in</sub>	RX <sub>out</sub> , A <sub>in</sub>	RYout, Gin, Addsub	Gout, RXin, Done



Rout表示把某个寄存器中的数据 放出到汇流台

Rin表示把汇流台中的数据 放入指定的R寄存器



	·电路准备 定前瞬间更新一	<ul><li>用组合电路准备</li><li>clk触发前瞬间更新 —</li></ul>	一 用组合电路准备 clk触发前瞬间更新一	一 用组合电路准备 clk触发前瞬间更新 —
时间 指令	T0 →	T1 →	T2 →	тз →
(mv):I <sub>0</sub>	IR <sub>in</sub>	RY <sub>out</sub> , RX <sub>in</sub> , Done	_	_
(mv):I <sub>0</sub> (mvi):I <sub>1</sub>	IR <sub>in</sub> IR <sub>in</sub>	RY <sub>out</sub> , RX <sub>in</sub> , Done DIN <sub>out</sub> , RX <sub>in</sub> , Done	_ _	
, , ,			RY <sub>out</sub> , G <sub>in</sub>	G <sub>out</sub> , RX <sub>in</sub> , Done

 Mvi R3,5 001 011 ..... (SW15-SW0)
 clk1个T0

 .......101
 clk1个T1

 Mvi R7,9 001 111 ....
 clk1个T0

 ......1001
 clk1个T1

 Add R3,R7 010 011 111...
 clk3个T0 T1 T2 出


北京大沙


Add R3,R7 010 011 111... 现到总线,1个clkT3进入R3

### AddSub

```
//Name: AddSub
      //Function:
              AddSub = 0 Add
              AddSub = 1 Sub
     -//Author: caojian
      module addsub(AddSub, A, BusWires, Sum);
      input AddSub;
      input[15:0] A, BusWires;
      output[15:0] Sum;
10
      reg[15:0] Sum;
12
13
      always@(AddSub or A or BusWires)
14
    -begin
15
          if(!AddSub)
16
          Sum = A + BusWires:
          else
18
          Sum = A - BusWires:
19
      end
20
      endmodule
```

22






```
//Name: busmux
      //Function:
 3
              select which reg push to bus
 4
     L//Author: caojian
 5
      module busmux(Rout, Gout, DINout, R0, R1, R2, R3, R4, R5, R6, R7, G, DIN, BusWires);
 6
      input[7:0] Rout;
      input Gout, DINout;
 7
 8
      input[15:0] R0, R1, R2, R3, R4, R5, R6, R7, G, DIN;
      output[15:0] BusWires;
 9
      reg[15:0] BusWires;
10
11
      wire[9:0] Sel;
12
      assign Sel = {Rout, Gout, DINout};
13
      always@(*)
14
    -begin
15
          if(Sel == 10'b1000000000)
16
              BusWires = R0:
17
          else if(Sel == 10'b0100000000)
18
              BusWires = R1;
19
          else if(Sel == 10'b0010000000)
20
              BusWires = R2;
21
          else if(Sel == 10'b0001000000)
22
              BusWires = R3;
23
          else if(Sel == 10'b0000100000)
24
              BusWires = R4;
25
          else if(Sel == 10'b0000010000)
              BusWires = R5;
26
          else if(Sel == 10'b0000001000)
27
              BusWires = R6;
28
          else if(Sel == 10'b00000000100)
29
30
              BusWires = R7;
          else if(Sel == 10'b00000000010)
31
              BusWires = G;
32
          else BusWires = DIN;
33
```

34

end



busmux


select which reg push to bus

-16

8 4


```
1
    -//File name: dec3to8
      //Function: dec 3 to 8
 2
 3
     L//Author: Zhang Lei
 4
 5
      module dec3to8 (W, En, Y);
 6
 7
      input [2:0] W;
 8
      input En;
 9
      output[7:0] Y;
10
      reg [7:0] Y;
11
12
13
      always @ (W or En)
14
      begin
15
        if(En == 1)
16
           case(W)
17
             3'b000: Y = 8'b10000000;
18
             3'b001: Y = 8'b01000000;
19
             3'b010: Y = 8'b00100000;
20
             3'b011: Y = 8'b00010000;
21
             3'b100: Y = 8'b00001000;
22
             3'b101: Y = 8'b00000100;
23
             3'b110: Y = 8'b000000010:
24
             3'b111: Y = 8'b000000001;
25
           endcase
26
        else
           Y = 8'b000000000;
27
28
       end
29
30
      endmodule
```

# dec3to8




### regn


```
-//File name:regn.v
 2
      //Function:Register,posedge clock active.
 3
      //Author:Eric Liu
 4
      module regn(R,Rin,Clock,Q);
 5
          parameter n = 16;
 6
          input[n-1:0] R;
 7
          input Rin, Clock;
                                                       .16
 8
          output[n-1:0] Q;
 9
          reg [n-1:0] Q;
10
11
      always @ (posedge Clock)
12
          if(Rin)
13
        Q \ll R;
14
      endmodule
```



## upcounte

```
⊟//File:
               upcount.v
      //Function: a counter for the instructions
     //Author: Caojian
      module upcount(Clear,Clock,Q);
          input Clear, Clock;
          output [1:0] Q;
          reg [1:0] Q;
                                          Clear .
9
          always @(posedge Clock)
                                                       Counter
10
                if (Clear)
11
                     Q \le 2'b0;
12
                else
13
                     Q \le Q+1'b1;
14
      endmodule
```





# CPU效果展示

用SW15-SW0驱动DIN;


用SW17作为Run;

KEY0作为Resetn;


KEY1作为Clock

总线接到LEDR15-LEDR0

Done接到LEDR17



完成prob.v的编写,上板调试。



# 作业:

完成简单的CPU设计邮件标题: CPU1\_学号\_姓名内容: 附件: proc.v

