



Intel 4004 (1971)




2,300 Transitors @ 740kHz




Intel i7 2012



1.6 Billion Transistors @ 3.8GHz



- What's in the core?
 - Registers
 - Similar to memory, fast access
 - Can be used to hold values or manage processor execution
 - Each register = a collection of flip flops (1 bit store)
 - Usually in multiples of 8 e.g. 8/16/32/64 bit




A flip-flop is a 1 bit latch (store)


Truth table

	R	S	Q
State			
1	0	1	1
2	0	0	1
3	1	0	0
4	0	0	0
5	1	1	?

- What's in the core?
 - Arithmetic Unit



- What's in the core?
 - Instruction decoder



What processor will we be using?

- NXP LPC1114
- Contains a ARM Cortex M0 core

- The ARM family of microcontrollers
 - First ARM processor prototype 26 April 1985
 - Began manufacture (ARM2) in 1986
 - Contained 30,000 transistors (80286 had 134,000 transistors and was slower, consumed more power)
 - 1990 Arm holdings set up to license ARM cores to chip producers.

- The ARM family of microcontrollers
 - 2004 Cortex family of processors introduced
 - 2012 20 billion Arm cores shipped to date

- The ARM family of microcontrollers
 - 32 bit processor
 - Memory mapped I/O
 - RISC
 - Harvard Architecture
 - Instructions sets:
 - ARM
 - Thumb (Version 1 and 2)
 - Java byte code


- The ARM family of microcontrollers
 - Cortex M series
 - Targeted at microcontroller industry
 - Thumb instruction set only (V2)
 - Cortex A series
 - Application profile
 - Targeted at tablet, phone, general purpose computing
 - Cortex R series
 - Real-time profile

The ARM family of microcontrollers

Cortex M family


- Executes Thumb2 instructions
- Mostly 16 bit for high code density
- Different operating modes
 - Normal/User/Thread (Thread Mode)
 - Interrupt Handler/OS (Handler Mode)
 - Certain registers can only be accessed in Handler Mode (memory protection of sorts)

Memory map




Flash remapped from 0x08000000 to 0x00000000 in Discovery


Internal peripheral buses




Cortex M0 Core




Cortex M0 Registers







Programming



- In System Programming (ISP)
- Requires only a UART (€6 approx)
- Allows programming but not debugging





How is this module graded?

- Lab quizzes (25%)
 - You are required to attend lab
- Two, open book, in-class tests (25%)
 - No repeat possible so don't miss
- Final exam (50%)
 - Exam includes topics covered in lab