# Dongyang Wu

wudongya@usc.edu | www.linkedin.com/in/william-wu-dongyang/

## **EDUCATION**

• University of Southern California (USC) Los Angeles, CA Master of Electrical Engineering; GPA: 4.0/4.0 08/2022 - 05/2024 $\circ$  C o o  $\circ$  u  $\circ$  r 0 S o e 。" 0: 。" 0  $\circ$  D o i  $\circ$  g o i  $\circ$  t  $\circ$  a o 1  $\circ$  S o y o e 0  $\circ$  D o e 0 S o i  $\circ$  g  $\circ$  n 0 0 (  $\circ$  E  $\circ$  E o 5 o 6 0 0) ۰, 0

 $\circ$  C

o 0

 $\circ$  m

o p

o u

 $\circ$  t

o e

 $\circ$  r

0

o S

o y

0 S

 $\circ$  t

o e

 $\circ$  m

o s

0

• A

o r

 $\circ$  c

hi

o t

o e

 $\circ$  c

 $\circ$  t

 $\circ$  u

o r

eo

o (

o E

o E

55

o 7

 $\circ$  )

۰,

0

 $\circ$  M

o O

o S

0

 $\circ$  V

 $\circ$  L

o S

o I

0

 $\circ$  C

o i

 $\circ$  r

 $\circ$  c

 $\circ$  u

 $\circ$  i

 $\circ$  t

0

 $\circ$  D

o e

0 S

o i

o g

 $\circ$  n

0

o (

o E

o E

47

0 7

 $\circ$  )

۰,

0

 $\circ$  C

o 0

o m

o p

 $\circ$  u

 $\circ$  t

er

0

o s

ys

o t

о e

o m

• s

0

o O

 $\circ$  r

o g

o a

 $\circ$  n

 $\circ$  i

0 Z

o a

 $\circ$  t

o i

o o

 $\circ$  n

0

o (

o E

o E

o 4

o 5

o 7

 $\circ$  )

。, 。

o I

0 1

 $\circ$  n  $\circ$  t

 $\circ$  r

o 0

 $\circ \ d$ 

 $\circ$  u

 $\circ$  c

 $\circ$  t

o i

o 0

 $\circ$  n  $\circ$ 

 $\circ$  t

o 0

。 。 C

oom

o p

o u

 $\circ$  t

o e

 $\circ$  r

0

 $\begin{array}{ccc} \circ & N \\ \circ & e \end{array}$ 

- t
- 0 W
- 0 O
- o r
- o k
- 0 S
- 0
- 0 (
- o E
- o E
- 0 4
- o 5
- 0 0
- 0)
- The Chinese University of Hong Kong, Shenzhen (CUHKSZ) Bachelor of Computer Science and Engineering; GPA: 3.4/4.0

Shenzhen, China 09/2018-06/2022

#### SKILLS

**Programming Languages**: Python, C/C++, Verilog, VHDL, SQL, MIPS

**EDA Tools**: Virtuoso, QuestaSim, Xilinx Vivado **Protocols**: TCP/IP, USB, SPI, AXI, PCIe, MOESI

Tools: UNIX, Linux, Git, Makefile, CUDA

### **PROJECTS**

#### • Tomasulo Out-of-Order CPU

06/2023-08/2023

- o Designed CPU with Out-of-Order Execution and In-order Commitment.
- Implemented Branch Prediction Buffer(BPB) and Return Stack Address(RAS) for speculative execution beyond branches.
- Implemented BRAM-based Copy Free Check-pointing (CFC) with RRAT for recovery from path misprediction.
- Implemented Store Buffer(SB), Store Address Buffer(SAB), Reorder Buffer(ROB), 2-stage Dispatch Unit, Free Register List(FRL) and Issue Unit(IU).

#### • PCIe Physical Layer Design

06/2023-08/2023

- $\circ\,$  Designed physical layer components for PCIe 2-lane system.
- Implemented Elastic Buffer with Primed Method to achieve Clock Domain Crossing by adjusting Skip Ordered Set.
- o Implemented Deskew Buffer to eliminate skew between lanes.

### • VLSI CMOS Design

01/2023-05/2023

- o Designed basic combinational and sequential circuits using Cadence Virtuoso.
- o Accounted for 20-bit mux unit, 20-bit Han-Carlson adder unit 20-bit register Schematic and Layout design work
- $\circ$  Integrated components using wave pipeline with the area of 5.96  $mm^2$  in 2.0 Ghz (cycle time=0.5 ns).
- Validated the correctness of all aforementioned components with vector file and cleared DRC and LVS errors.