#### Cheatsheet CS210

XOR TRUTH TABLE

# Logic Gates

AND =D- A·B NAND =D- A-B

OR ⇒ A+8

NOT -D- A XOR ⇒D→ A⊕B

### Definitions

specific bit Recognizes Decoders patteins

chooses among various Multiplexors inputs



# Example of a decoder D. = A. A. - D, = A, A. - D3 = A, A0 Α, Dz 0 0

Multiplexer (Mux)

→ A mux has 2" data inputs, n select lines, and

one of the data inputs to The select bits are to "choose" flow through to the autput

→ Fetch

Fetch

Execute


Instruction

Operands

Operation

Decode Instruction

Evaluate Address



STANDARD SYMBOL FOR 2-bit signal Indicates a

(from memory)

D

E A

0P

EX

# Instruction Processing

### Fetch

- 1) loads next instruction from memory store at address in PC and places into Register (IR)
- 2) PC is increment to point to next instruction

# Decode


- 1) Identifies the opcode
- 2) Depending on identifies other operands from remaining opcode,


Evaluate Address - For operations that require memory access, compute address for access

Fetch Operands - Obtain source operands needed to perform operation


Execute - Perform the operation, using source operands

Store - Write results to destination (register or memory)





#### Subroutines JSR Encoding 0100 1 PCoffset11 → Lives in user space 1) R7 + PC 2) PC - PC + PCoffset Operations -> Performs well defined task → Invoked by another program JSRR Encoding 0100 0 00 Base 000000 → Returns control to main program Operations 1) R7 + PC 2) PC + Base R Assembly Syntax RET Encoding 1100 000 111 000000 LABEL OPCODE OPERANDS; COMMENT Operations PC + R7 -optional -De Morgan's Law mandatory signifies start of OR FORM $\overline{AB} = \overline{A} + \overline{B}$ $\overline{A + B} = \overline{A} \overline{B}$ AND FORM



# # STACKS

R1 <- Pointer to Stack Pointer R7 <- Value to Push / Value from Pop

We Push and Pop to the stack using ...
JSR Pop

JSR Pop JSR PUSH

\*\*PUSH AND POP\*\*
PUSH MEM[R1] <- R6
R6 <- R6 - 1

POP R6 <- R6 + 1 R1 <- MEM[R6]

EMPTY Specifies intial stack pointer

Memary	Mapped Controller 1/0 Register	Registers
Location	110 Register	
x FEOO	Keyboard Status Register	KBSR
xFEO2	Keyboard Status Register Keyboard Data Register	KBDR
•••		

### Statuses

means controller can change value and toggle status

1 means controller can't change value

0 means CPU cannot read value

1 means CPU can read value and change status to 0

Visualising Stacks

THIS COURSE USES EMPTY STACK CONVENTION

IN DESC. ORDER

Stack Pointer (SP)

Change values by popping and pushing

Address specified by

note: popping from stack doesn't delete value, it just changes stack pointer

label EMPTY

Overflow and Underflow

Stack Range: x4000 -> x3FFC


Underflow SP > x4000


Overflow SP < x3FFC

### I/O Controller

x 4000 s

- Provides necessary interface for 1/0 devices
- → Takes care of low level, device dependant details
- → It buffer data sent to processor so devices remain in sync





Fetch Decode Execute Cycle

ISR Interrupt Service Routine

# HOW TO USE CONTROLLER REGISTERS IN CODE
POLL LDI R1, KBSRPtr

BRzp POLL

LDI R0, KBDRPtr

. . .

KBSRPtr .FILL xFE00 KBDRPtr .FILL xFE02

\*\*To Note:\*\*

- Polling is a waste of cycles

# Interupt Service Routine

When an external device needs handing ...

- 1) The current program is stopped by the OS and the state is saved.
- 2) The Interrupt Service Routine is run, satisfying the 110 devices needs.
- 3) The programs state is restored and gains control over CPU.
- Interupts are assigned a priority, PO → P6, with 6 being the highest
- Check page before for Interrupt Cycle

# Finite State Machine (control unit)

On each machine cycle FSM changes control signals for next phase of instruction processing. Like ...

- → What component drives the bus
- → Which registers are write enabled
- → Which operation should the ALU perform

# Global Bus

Set of wires that allow various components to transfer 16 bit data to other components.

One or more components may read data from the bus on any cycle

LC3 Data Path should be on exam appendix